



**TEXAS
INSTRUMENTS**

Amplifiers, Comparators, and Special Functions

Data Book
Volume B

Data Book
Volume B

**Amplifiers, Comparators,
and Special Functions**

1997

1997

General Information (Volume A)	1
Audio Power Amplifiers	2
Operational Amplifiers	3
Mechanical Data	4
General Information (Volume B)	5
Operational Amplifiers (Continued)	6
Comparators	7
Special Functions	8
Mechanical Data	9

Amplifiers, Comparators, and Special Functions Data Book

Volume B

SLYD012A
MARCH 1997



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

Printed in U.S.A. by
Custom Printing Company
Owensville, Missouri

INTRODUCTION

Texas Instruments (TI) offers an extensive line of industry-standard and leadership operational amplifier and comparator products. The technologies represented in this book include traditional bipolar through BiFET, Excalibur, LinCMOS™, Advanced LinCMOS™, and LinBiCMOS™ processes.

The Operational Amplifier/Comparator Data Books (Volumes A and B) provide information on an extensive listing of TI operational amplifier and comparator products:

- Audio Power Amplifiers: Low Voltage, Low Power, High Output Power, and Low Distortion
- Precision, Self-Calibration (Self-Cal) Amplifiers
- Advanced LinCMOS: Rail-to-Rail Output, High Output Drive, Low Noise, and Low Voltage
- Internally Compensated Amplifiers: Single, Dual, and Quadruple
- Noncompensated Amplifiers: Single and Dual
- Excalibur: High Speed, Low Power, Precision, JFET Input, High Output Drive, and Low Noise
- Various Temperature Ranges: Commercial, Industrial, Automotive, Military, and Extended

AUDIO POWER AMPLIFIERS

Since the release of our last databook, Texas Instruments has introduced several members of our new audio power-amplifier product line. These devices are denoted with the TPA (TI Power Amplifiers) prefix and offer the designer high-fidelity output for low-voltage applications. Several products are optimized for 3-V and 5-V operation and offer shutdown capability for extended life in battery-powered applications. Typical distortion levels are <1% THD+N and along with high ac power supply rejection ratio (PSRR) provide the user with high-fidelity outputs.

FEATURES IN THIS BOOK

- New audio power amplifier product line (TPAxxxx)
- New additions to our low-voltage CMOS rail-to-rail output operational amplifier family
- Amplifier and comparator products available in the SOT-23 package
- Precision Self-Calibration (Self-Cal) amplifier products
- New family of ultra-fast, low-power comparators
- Expanded product characterization over supply voltage and temperature
- Complete mechanical specifications

The first section of each volume contains an alphanumeric listing, a selection guide, and a cross reference for each type of device. The alphanumeric listing in the book includes all the devices contained in volumes A and B of the Operational Amplifier/Comparator Data Book. The sections in each book are numbered consecutively across volumes (Sections 1, 2, 3, and 4 are in Volume A and sections 5, 6, 7, 8, and 9 are in Volume B). Thus, the reader can easily find the particular volume for a given device.

Due to the great number of devices available from TI, the selection guide for the operational amplifiers is broken down into nine primary categories with a complete alphanumeric listing at the end. The audio power amplifier, comparator and special function selection guides are a complete alphanumeric listing. The cross references in Section 1 help to identify devices that are comparable to other manufacturers and older TI parts.

The last section in each volume contains ordering information and mechanical data for the devices in that particular volume.

While these volumes offer information only on the amplifier and comparator devices available now from TI, complete technical data for upcoming analog or any other TI semiconductor product is available from your nearest TI field sales office, local authorized distributor, or by writing directly to:

Texas Instruments Incorporated
Literature Response Center
P.O. Box 809066
Dallas, Texas 75380-9066

Also, please visit us on the world wide web at www.ti.com.

General Information (Volume A)	1
Audio Power Amplifiers	2
Operational Amplifiers	3
Mechanical Data	4
General Information (Volume B)	5
Operational Amplifiers (Continued)	6
Comparators	7
Special Functions	8
Mechanical Data	9

5 General Information (Volume B)

ALPHANUMERIC INDEX

LF347	3-3	LM2903	7-27
LF347B	3-3	LM2903Q	7-27
LF351	3-5	LM2904	3-29
LF353	3-7	LM2904A	3-29
LF411C	3-9	LM2904Q	3-29
LF412C	3-11	LM3302	7-45
LM111	7-3	LM3900	3-43
LM118	3-13	LP111	7-49
LM124	3-17	LP211	7-49
LM124A	3-17	LP239	7-53
LM139	7-19	LP311	7-49
LM139A	7-19	LP339	7-53
LM148	3-25	LP2901	7-53
LM158	3-29	LT1013	3-51
LM158A	3-29	LT1013A	3-51
LM193	7-27	LT1013D	3-51
LM193A	7-27	LT1013Y	3-51
LM211	7-3	MC1458	3-75
LM218	3-13	MC1558	3-75
LM224	3-17	MC3303	3-79
LM224A	3-17	MC3403	3-79
LM239	7-19	NE555	8-3
LM239A	7-19	NE555Y	8-3
LM248	3-25	NE556	8-17
LM258	3-29	NE5532	3-85
LM258A	3-29	NE5532A	3-85
LM293	7-27	NE5534	3-89
LM293A	7-27	NE5534A	3-89
LM306	7-33	OP07C	3-95
LM311	7-3	OP07D	3-95
LM311Y	7-3	OP07Y	3-95
LM318	3-13	RC4136	3-101
LM324	3-17	RC4558	3-105
LM324A	3-17	RC4558Y	3-105
LM324Y	3-17	RM4136	3-101
LM324x2	3-39	RM4558	3-105
LM339	7-19	RV4136	3-101
LM339A	7-19	RV4558	3-105
LM339Y	7-19	SA555	8-3
LM339x2	7-41	SA556	8-17
LM348	3-25	SE555	8-3
LM358	3-29	SE555C	8-3
LM358A	3-29	SE556	8-17
LM358Y	3-29	SE556C	8-17
LM393	7-27	SE5534	3-89
LM393A	7-27	SE5534A	3-89
LM393Y	7-27	TL022	3-111
LM2900	3-43	TL026	8-21
LM2901	7-19	TL031	3-115
LM2901Q	7-19	TL031A	3-115
LM2902	3-17	TL032	3-115
LM2902Q	3-17	TL032A	3-115

The devices in **BOLD** type are new to this data book.

ALPHANUMERIC INDEX

TL034	3-115	TL592B	8-43
TL034A	3-115	TL712	7-65
TL034Y	3-115	TL714	7-69
TL051	3-169	TL2828Y	3-337
TL051A	3-169	TL2828Z	3-337
TL051Y	3-169	TL2829Y	3-343
TL052	3-169	TL2829Z	3-343
TL052A	3-169	TL3016†	7-73
TL052Y	3-169	TLV3016Y†	7-73
TL054	3-169	TL3116†	7-83
TL054A	3-169	TLV3116Y†	7-83
TL054Y	3-169	TLC139	7-93
TL061	3-233	TLC251	3-357
TL061A	3-233	TLC251A	3-357
TL061B	3-233	TLC251B	3-357
TL061Y	3-233	TLC251Y	3-357
TL062	3-233	TLC252	3-375
TL062A	3-233	TLC252A	3-375
TL062B	3-233	TLC252B	3-375
TL062Y	3-233	TLC252Y	3-375
TL064	3-233	TLC25L2	3-375
TL064A	3-233	TLC25L2A	3-375
TL064B	3-233	TLC25L2B	3-375
TL064Y	3-233	TLC25L2Y	3-375
TL064x2	3-255	TLC25M2	3-375
TL070	3-265	TLC25M2A	3-375
TL071	3-279	TLC25M2B	3-375
TL071A	3-279	TLC25M2Y	3-375
TL071B	3-279	TLC254	3-395
TL072	3-279	TLC254A	3-395
TL072A	3-279	TLC254B	3-395
TL072B	3-279	TLC254Y	3-395
TL074	3-279	TLC25L4	3-395
TL074A	3-279	TLC25L4A	3-395
TL074B	3-279	TLC25L4B	3-395
TL074x2	3-295	TLC25L4Y	3-395
TL081	3-307	TLC25M4	3-395
TL081A	3-307	TLC25M4A	3-395
TL081B	3-307	TLC25M4B	3-395
TL082	3-307	TLC25M4Y	3-395
TL082A	3-307	TLC271	3-415
TL082B	3-307	TLC271A	3-415
TL082Y	3-307	TLC271B	3-415
TL084	3-307	TLC272	3-485
TL084A	3-307	TLC272A	3-485
TL084B	3-307	TLC272B	3-485
TL084Y	3-307	TLC272Y	3-485
TL084x2	3-327	TLC27L1	3-521
TL393	7-59	TLC27L1A	3-521
TL393Y	7-59	TLC27L1B	3-521
TL441A	8-29	TLC27L2	3-551
		TLC27L2A	3-551

The devices in **BOLD** type are new to this data book.

† This device is in the Advanced Information stage of development.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ALPHANUMERIC INDEX

TLC27L2B	3-551	TLC2202A	3-767
TLC27M2	3-583	TLC2202B	3-767
TLC27M2A	3-583	TLC2202Y	3-767
TLC27M2B	3-583	TLC2252	3-821
TLC274	3-617	TLC2252A	3-821
TLC274A	3-617	TLC2252Y	3-821
TLC274B	3-617	TLC2254	3-821
TLC274Y	3-617	TLC2254A	3-821
TLC274x2	3-653	TLC2254Y	3-821
TLC27L4	3-669	TLC2262	3-875
TLC27L4A	3-669	TLC2262A	3-875
TLC27L4B	3-669	TLC2262Y	3-875
TLC27L4Y	3-669	TLC2264	3-875
TLC27M4	3-705	TLC2264A	3-875
TLC27M4A	3-705	TLC2264Y	3-875
TLC27M4B	3-705	TLC2272	3-931
TLC27M4Y	3-705	TLC2272A	3-931
TLC277	3-485	TLC2272Y	3-931
TLC279	3-617	TLC2274	3-931
TLC27L7	3-551	TLC2274A	3-931
TLC27L9	3-669	TLC2274Y	3-931
TLC27M7	3-583	TLC2652	3-983
TLC27M9	3-705	TLC2652A	3-983
TLC339	7-93	TLC2652Y	3-983
TLC339Q	7-93	TLC2654	3-1007
TLC352	7-109	TLC2654A	3-1007
TLC354	7-117	TLC2654Y	3-1007
TLC354Y	7-117	TLC2801Y	3-1031
TLC371	7-127	TLC2801Z	3-1031
TLC371Y	7-127	TLC2810Y	3-1043
TLC372	7-137	TLC2810Z	3-1043
TLC372Q	7-137	TLC2872Y	3-1065
TLC372Y	7-137	TLC2872Z	3-1065
TLC374	7-149	TLC3702	7-177
TLC374Q	7-149	TLC3702Y	7-177
TLC374Y	7-149	TLC3704	7-199
TLC393	7-161	TLC3704Y	7-199
TLC393Y	7-161	TLC4501	3-1081
TLC551	8-49	TLC4501A	3-1081
TLC551Y	8-49	TLC4501Y	3-1081
TLC552	8-61	TLC4502	3-1107
TLC555	8-69	TLC4502A	3-1107
TLC555Y	8-69	TLC4502Y	3-1107
TLC556	8-81	TLE2021	6-3
TLC556Y	8-81	TLE2021A	6-3
TLC1078	3-741	TLE2021B	6-3
TLC1079	3-741	TLE2021Y	6-3
TLC2201	3-767	TLE2022	6-3
TLC2201A	3-767	TLE2022A	6-3
TLC2201B	3-767	TLE2022B	6-3
TLC2201Y	3-767	TLE2022Y	6-3
TLC2202	3-767	TLE2024	6-3

The devices in **BOLD** type are new to this data book.



ALPHANUMERIC INDEX

TLE2024A	6-3	TLE2237	6-375
TLE2024B	6-3	TLE2237Y	6-375
TLE2024Y	6-3	TLE2301	6-405
TLE2027	6-59	TLE2662	6-427
TLE2027A	6-59	TLE2682	6-465
TLE2027Y	3-59	TLS1233	8-93
TLE2037	6-59	TLS1233Y	8-93
TLE2037A	6-59	TLS1255	8-99
TLE2037Y	6-59	TLV1391	7-223
TLE2061	6-93	TLV1391Y	7-223
TLE2061A	6-93	TLV1393	7-235
TLE2061Y	6-93	TLV1393Y	7-235
TLE2062	6-93	TLV2211	6-513
TLE2062A	6-93	TLV2211Y	6-513
TLE2062B	6-93	TLV2221	6-541
TLE2062Y	6-93	TLV2221Y	6-541
TLE2064	6-93	TLV2231	6-567
TLE2064A	6-93	TLV2231Y	6-567
TLE2064B	6-93	TLV2252	6-593
TLE2064Y	6-93	TLV2252A	6-593
TLE2071	6-155	TLV2252Y	6-593
TLE2071A	6-155	TLV2254	6-593
TLE2071Y	6-155	TLV2254A	6-593
TLE2072	6-155	TLV2254Y	6-593
TLE2072A	6-155	TLV2262	6-639
TLE2072Y	6-155	TLV2262A	6-639
TLE2074	6-155	TLV2262Y	6-639
TLE2074A	6-155	TLV2264	6-639
TLE2074Y	6-155	TLV2264A	6-639
TLE2081	6-225	TLV2264Y	6-639
TLE2081A	6-225	TLV2322	6-687
TLE2081Y	6-225	TLV2322Y	6-687
TLE2082	6-225	TLV2324	6-687
TLE2082A	6-225	TLV2324Y	6-687
TLE2082Y	6-225	TLV2332	6-715
TLE2084	6-225	TLV2332Y	6-715
TLE2084A	6-225	TLV2334	6-715
TLE2084Y	6-225	TLV2334Y	6-715
TLE2141	6-287	TLV2341	6-743
TLE2141A	6-287	TLV2341Y	6-743
TLE2141Y	6-287	TLV2342	6-793
TLE2142	6-287	TLV2342Y	6-793
TLE2142A	6-287	TLV2344	6-793
TLE2142Y	6-287	TLV2344Y	6-793
TLE2144	6-287	TLV2352	7-251
TLE2144A	6-287	TLV2352Y	7-251
TLE2144Y	6-287	TLV2354	7-265
TLE2161	6-347	TLV2354Y	7-265
TLE2161A	6-347	TLV2361	6-823
TLE2161B	6-347	TLV2361Y	6-823
TLE2227	6-375	TLV2362	6-823
TLE2227Y	6-375	TLV2362Y	6-823

The devices in **BOLD** type are new to this data book.



ALPHANUMERIC INDEX

TLV2393	7-203	TPA1517†	2-29
TLV2393Y	7-203	TPA1517Y†	2-29
TLV2432	6-839	TPA4860	2-41
TLV2432A	6-839	TPA4860Y	2-41
TLV2432Y	6-839	TPA4861	2-67
TLV2442	6-875	TPA4861Y	2-67
TLV2442A	6-875	μ A741	6-909
TLV2242Y	6-875	μ A733	8-105
TPA0102†	2-3		
TPA0102Y†	2-3		
TPA302	2-9		
TPA302Y	2-9		

The devices in **BOLD** type are new to this data book.

† This device is in the Advanced Information stage of development.



AUDIO POWER AMPLIFIER SELECTION GUIDE

AUDIO POWER AMPLIFIERS

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per channel) typ	OUTPUT POWER (W)	THD + N @ 1 kHz	PSRR (dB)	ISD (μ A)	HEAD- PHONE ENABLE	DESCRIPTION	PAGE NO.
TPA0102†	3 to 5.5	1.9	1.5	0.2%	75	1	Yes	1.5-W stereo audio power amplifier	2-3
TPA302	2.7 to 5.5	4	0.3	0.06%	55	0.6	No	300-mW stereo audio power amplifier	2-9
TPA1517†	6 to 18	40	6	1%	62		No	6-W/ch. stereo audio power amplifier	2-29
TPA4860	2.7 to 5.5	3.5	1	0.2%	56	0.6	Yes	1-W audio power amplifier	2-41
TPA4861	2.7 to 5.5	3.5	1	0.2%	56	0.6	No	1-W audio power amplifier	2-67

† This device is in the Advanced Information stage of development.



INTRODUCTION

This selection guide is designed to help you quickly identify which operational amplifiers best suit your needs. This section includes specification tables for each operational amplifier, sorted by the primary performance category; this permits a quick comparison of key specifications, enabling a final decision on which amplifier is best for you. Also included in this section is a complete alphanumerically sorted list of all Texas Instruments advanced linear amplifiers with key specifications.

DEFINITION OF TERMS

This selection guide is broken into eight primary-selection categories:

- DC precision
- Single supply
- Noise
- Low voltage
- High speed
- Low power
- Rail to rail
- High temperature

These categories are then subdivided into secondary and tertiary groups combining performance indices. An understanding of what is meant by each term is helpful when choosing the right amplifier for your application.

DC Precision

Precision refers to an amplifier's inherent dc errors, the input offset voltage (V_{IO}), its temperature coefficient (α_{VIO}), and long-term drift (ΔV_{IO}). In direct-coupled applications, these errors are amplified by the amplifier and carried through the system. The magnitude of the input offset voltage limits the minimum signal level that can be accurately measured. This document defines precision operational amplifiers as those having $V_{IO} \leq 1$ mV. In the precision-operational-amplifiers specification table, these operational amplifiers are sorted in ascending order of V_{IOmax} at 25°C; the α_{VIO} specification is also provided for comparison.

Single Supply

Single-supply operational amplifiers are those that are designed to operate well with only one power-supply rail, typically 5 V. They are generally characterized as having a common-mode input voltage range (V_{ICR}) that includes ground and outputs that can swing to or very near ground ($V_{OL} \approx 0$ V). Most single-supply operational amplifiers are manufactured using CMOS technology, although some bipolar single-supply amplifiers are available. Single-supply operational amplifiers can be used in systems with split supplies (e.g., ± 5 V), but care must be taken not to exceed the maximum supply voltage across the device. For example, V_{DDmax} for CMOS operational amplifiers is 16 V. No more than ± 8 V should be applied to these devices in a split-supply system. Also, some single-supply operational amplifier output stages are not designed to both source and sink current; when used with split supplies, they may exhibit some crossover distortion as the signal passes through midsupply.

Rail to Rail

Rail-to-rail operational amplifiers feature outputs that swing close to both the positive and negative supply rails. To achieve expected results, maintain loading conditions within the specified drive capability of the amplifier; output swing decreases as load increases.

OPERATIONAL AMPLIFIER SELECTION GUIDE

Noise

Noise in operational amplifiers typically has two components: voltage noise and current noise. Current noise is primarily a function of input bias currents (I_{IB}) and is negligible in JFET-input (BiFET) and CMOS amplifiers. Voltage noise (V_n) is noise generated by the amplifier due to the thermal noise of the channel resistance in JFET and CMOS amplifiers or the emitter resistance in bipolar amplifiers. Bipolar technology offers the lowest voltage noise and offers the greatest advantage when interfacing to low-impedance sources. As source impedance increases to about 10 k Ω , system noise is dominated by the thermal noise of the source and feedback resistances and selection of an amplifier is usually driven by other characteristics. At higher source impedances, the noise contribution due to the high-input currents of bipolar amplifiers becomes prohibitive and either a CMOS or BiFET amplifier should be chosen. Amplifiers in the low-noise operational amplifier sections have $V_n \leq 15$ nV/ $\sqrt{\text{Hz}}$. Current noise, though not specified, can be approximated by:

$$I_n \approx \sqrt{(2 \times q \times I_{IB})}, \text{ where } q = 1.6 \times 10^{-19}$$

Low Voltage

Low-voltage amplifiers operate with V_{CC} or $V_{DD} \leq 3$ V. Some CMOS amplifiers operate with $V_{DD} = 1.4$ V. When using any supply voltage, you must ensure that input signals are within the common-mode input voltage range (V_{ICR}) of the device. To address the emerging 3-V device market, Texas Instruments has introduced a full line of 3-V operational amplifiers, the TLV series of devices.

High Speed

Speed refers to an operational amplifier's slew rate (SR) and its bandwidth. Slew rate describes the ability of the amplifier's output to follow a large rapidly changing signal at its input, expressed in V/ μs . Slew rate is a function of and inversely proportional to supply current (I_{CC} or I_{DD}); increased power consumption must often be traded for faster output response. BiFET amplifiers have traditionally offered the best speed performance, although new complementary bipolar technologies are gaining ground. The high-speed operational amplifiers in this selection guide have a bandwidth ≥ 6 MHz; the amplifiers' slew rate is included in the specification tables for reference.

Low Power

Low power in this document refers to amplifiers whose quiescent currents are less than 500 μA . This category is further broken down to delineate micropower amplifiers, or those with I_{CC} or $I_{DD} \leq 250$ μA . The supply current is specified under no-load conditions; the outputs neither sink nor source current. To minimize power consumption, unused amplifiers should be connected as unity-gain followers with their inputs grounded.

High Temperature

High-temperature operational amplifiers are those manufactured using Texas Instruments patent-pending high temperature and high-reliability process. These operational amplifiers perform reliably at temperatures up to 150°C and are well suited for automotive and geophysical (down-hole) applications where temperatures often exceed the industrial or military temperature ranges.

HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per channel) typ max	V _{IO} (mV) max range	CMRR (dB) typ	I _B (pA) typ	V _n (nV/√Hz) typ	Slew Rate (V/μs) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
LT1013	4 to 44	0.32 to 0.5	0.25 to 0.95	114	-15000	22	0.4		Dual precision low-power	3-51
TLC251(H)	1.4 to 16	0.675 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Prog. low-voltage: high bias mode	3-357
TLC251(M)	1.4 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Prog. low-voltage: medium bias mode	3-357
TLC251(L)	1.4 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Prog. low-voltage: low bias mode	3-357
TLC252	1.4 to 16	0.7 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Dual low-voltage	3-375
TLC254	1.4 to 16	0.775 to 1.8	2 to 10	80	0.6	25	3.6	1.7	Quad low-voltage	3-395
TLC25L2	1.4 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Dual micropower low-voltage	3-375
TLC25L4	1.4 to 16	0.012 to 0.021	2 to 10	94	0.6	70	0.03	0.085	Quad micropower low-voltage	3-395
TLC25M2	1.4 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Dual low-power low-voltage	3-375
TLC25M4	1.4 to 16	0.125 to 0.32	2 to 10	91	0.6	32	0.43	0.525	Quad low-power low-voltage	3-395
TLC271(H)	3 to 16	0.675 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Prog. low-power: high bias mode	3-415
TLC271(M)	3 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Prog. low-power: medium bias mode	3-415
TLC271(L)	3 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Prog. low-power: low bias mode	3-415
TLC272	3 to 16	0.7 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Dual single supply	3-485
TLC274	3 to 16	0.675 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Quad single supply	3-617
TLC277	3 to 16	0.7 to 1.6	to 0.5	80	0.6	25	3.6	1.7	Dual precision single supply	3-485
TLC279	3 to 16	0.675 to 1.6	to 0.9	80	0.6	25	3.6	1.7	Quad precision single supply	3-617
TLC27L2	3 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Dual precision single supply micropower	3-551
TLC27L4	3 to 16	0.01 to 0.017	2 to 10	94	0.6	70	0.03	0.085	Quad precision single supply micropower	3-669
TLC27L7	3 to 16	0.01 to 0.017	to 0.5	94	0.6	68	0.03	0.085	Dual precision single supply micropower	3-551
TLC27L9	3 to 16	0.01 to 0.017	to 0.9	94	0.6	70	0.03	0.085	Quad precision single supply micropower	3-669
TLC27M2	3 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Dual precision single supply low-power	3-583
TLC27M4	3 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Quad precision single supply low-power	3-705
TLC27M7	3 to 16	0.105 to 0.28	to 0.5	91	0.6	32	0.43	0.525	Dual precision single supply low-power	3-583
TLC27M9	3 to 16	0.105 to 0.28	to 0.9	91	0.6	32	0.43	0.525	Quad precision single supply low-power	3-705
TLC1078	1.4 to 16	0.01 to 0.017	1.6 to 0.45	95	0.6	68	0.032	0.085	Dual micropower precision low-voltage	3-741
TLC1079	1.4 to 16	0.01 to 0.017	1.9 to 0.85	95	0.6	68	0.032	0.085	Quad micropower precision low-voltage	3-741
TLC2201	4.6 to 16	1 to 1.5	0.2 to 0.5	110	1	8	2.5	1.8	Low-noise precision rail-to-rail output	3-767
TLC2202	4.6 to 16	0.85 to 1.3	0.5 to 1	110	1	8	2.5	1.9	Dual low-noise precision rail-to-rail	3-767
TLC2252	4.4 to 16	0.035 to 0.0625	0.85 to 1.5	83	1	19	0.12	0.2	Dual rail-to-rail micropower	3-821
TLC2254	4.4 to 16	0.035 to 0.0625	0.85 to 1.5	83	1	19	0.12	0.2	Quad rail-to-rail micropower	3-821
TLC2262	4.4 to 16	0.2 to 0.25	0.95 to 2.5	83	1	12	0.55	0.82	Dual advanced LinCMOS rail-to-rail	3-875

HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS (continued)

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per chan- nel) typ max	V _{IO} (mV) max range	CMRR (dB) typ	I _B (pA) typ	V _n (nV/√Hz) typ	Slew Rate (V/μs) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
TLC2264	4.4 to 16	0.2 to 0.25	0.95 to 2.5	83	1	12	0.55	0.82	Quad advanced LinCMOS rail-to-rail	3-875
TLC2272	4.4 to 16	1.1 to 1.5	0.95 to 2.5	75	1	9	3.6	2.18	Dual low-noise rail-to-rail	3-931
TLC2274	4.4 to 16	1.1 to 1.5	0.95 to 2.5	75	1	9	3.6	2.18	Quad low-noise rail-to-rail	3-931
TLC2654	±2.3 to ±8	1.5 to 2.4	0.01 to 0.02	125	50	13	3.7	1.9	Low-noise chopper-stabilized	3-1007
TLC4501	4 to 6	1 to 1.5	-0.08 to 0.08	100	1	12	2.5	4.7	Single self-calibrating precision	3-1081
TLC4502	4 to 6	1.25 to 1.75	-0.1 to 0.1	100	1	12	2.5	4.7	Dual self-calibrating precision	3-1107
TLE2021	±2 to ±20	0.2 to 0.3	0.2 to 0.5	115	25000	15	0.65	2	Precision low-power single supply	6-3
TLE2022	±2 to ±20	0.275 to 0.35	0.15 to 0.5	106	35000	15	0.65	2.8	Dual precision low-power single supply	6-3
TLE2024	±2 to ±20	0.2625 to 0.35	0.5 to 1	102	50000	15	0.7	2.8	Quad precision low-power single supply	6-3
TLE2027	±4 to ±22	3.8 to 5.3	0.025 to 0.1	131	15000	2.5	2.8	13	Low-noise precision	6-59
TLE2037	±4 to ±19	3.8 to 5.3	0.025 to 0.1	131	15000	2.5	7.5	50	Low-noise high-speed precision decomp.	6-59
TLE2061	±3.5 to ±19	0.29 to 0.35	0.5 to 3	90	4	40	3.4	2	JFET-input high-output-drive micropower	6-93
TLE2062	±3.5 to ±19	0.3125 to 0.345	1 to 4	90	4	40	3.4	2	Dual JFET-input high-output-drive micropower	6-93
TLE2064	±3.5 to ±19	0.3125 to 0.35	2 to 6	90	4	40	3.4	2	Quad JFET-input high-output-drive micropower	6-93
TLE2071	±2.25 to ±19	1.7 to 2.2	2 to 4	98	20	11.6	45	10	Low-noise high-speed JFET-input	6-155
TLE2072	±2.25 to ±19	1.55 to 1.8	3.5 to 6	98	20	11.6	45	10	Dual low-noise high-speed JFET-input	6-155
TLE2074	±2.25 to ±19	1.425 to 1.875	3 to 5	98	25	11.6	45	10	Quad low-noise high-speed JFET-input	6-155
TLE2081	±2.25 to ±19	1.7 to 2.2	3 to 6	98	20	11.6	45	10	high-speed JFET-input	6-225
TLE2082	±2.25 to ±19	1.55 to 1.8	4 to 7	98	20	11.6	45	10	Dual high-speed JFET-input	6-225
TLE2084	±2.25 to ±19	1.625 to 1.875	4 to 7	98	25	11.6	45	10	Quad high-speed JFET-input	6-225
TLE2141	±2 to ±22	3.5 to 4.5	0.5 to 0.9	108	-700000	10.5	45	5.9	Low-noise high-speed precision single supply	6-287
TLE2142	±2 to ±22	3.45 to 4.5	0.75 to 1.2	108	-700000	10.5	45	5.9	Dual low-noise high-speed precision	6-287
TLE2144	±2 to ±22	3.45 to 4.5	1.5 to 2.4	108	-700000	10.5	45	5.9	Quad low-noise high-speed precision	6-287
TLE2161	±3.5 to ±19	0.29 to 0.35	0.5 to 3	90	4	40	10	6.4	JFET-input high-output-drive low-power decompensated	6-347
TLE2227	±4 to ±19	3.65 to 5.3	0.1 to 0.35	115	15000	2.5	2.5	13	Dual low-noise high-speed precision	6-375
TLE2237	±4 to ±22	3.65 to 5.3	0.1 to 0.35	115	15000	2.5	5	50	Dual low-noise high-speed precision decomp.	6-375
TLE2301	±4.5 to ±22	2.2 to 3.5	0.4 to 10	97	260000	44	14	8	Excalibur 3-state-output wide-bandwidth power	6-405
TLE2662	3.5 to 15	0.3125 to 0.345	1 to 5	90	4	40	3.4	2	Dual μpower JFET-input with switching-capacitor voltage converter	6-427
TLE2682	3.5 to 15	1.55 to 1.8	0.9 to 7.5	98	20	11.3	45	10	High-speed JFET-input dual with switching-capacitor voltage converter	6-465
TLV2211	2.7 to 10	0.013 to 0.025	to 3	83	1	22	0.025	0.065	Single rail-to-rail micropower	6-513

HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS (continued)

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per chan- nel) typ max	V _{IO} (mV) max range	CMRR (dB) typ	I _B (pA) typ	V _n (nV/√Hz) typ	Slew Rate (V/μs) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
TLV2221	2.7 to 10	0.11 to 0.15	to 3	85	1	19	0.18	0.51	Single rail-to-rail low-power	6-541
TLV2231	2.7 to 10	0.85 to 1.2	to 3	70	1	15	1.6	2	Single rail-to-rail	6-567
TLV2252	2.7 to 8	0.034 to 0.0625	0.85 to 1.5	75	1	19	0.1	0.187	Dual rail-to-rail low-voltage micropower	6-593
TLV2254	2.7 to 8	0.034 to 0.0625	0.85 to 1.5	75	1	19	0.1	0.187	Quad rail-to-rail low-voltage micropower	6-593
TLV2262	2.7 to 8	0.2 to 0.25	0.95 to 2.5	75	1	12	0.55	0.67	Dual rail-to-rail low-voltage low-power	6-639
TLV2264	2.7 to 8	0.2 to 0.25	0.95 to 2.5	75	1	12	0.55	0.67	Quad rail-to-rail low-voltage low-power	6-639
TLV2322	2 to 8	0.006 to 0.017	1.1 to 9	88	0.6	68	0.02	0.027	Dual low-voltage micropower	6-687
TLV2324	2 to 8	0.006 to 0.017	1.1 to 10	88	0.6	68	0.02	0.027	Quad low-voltage micropower	6-687
TLV2332	2 to 8	0.08 to 0.25	1.1 to 9	92	0.6	32	0.38	0.3	Dual low-voltage low-power	6-715
TLV2334	2 to 8	0.08 to 0.25	1.1 to 10	92	0.6	32	0.38	0.3	Quad low-voltage low-power	6-715
TLV2341(H)	2 to 8	0.325 to 1.5	1.1 to 8	78	0.6	25	2.1	0.79	Programmable low-voltage: high bias mode	6-743
TLV2341(M)	2 to 8	0.065 to 0.25	1.1 to 8	92	0.6	32	0.38	0.3	Programmable low-voltage: Med bias mode	6-743
TLV2341(L)	2 to 8	0.005 to 0.017	1.1 to 8	88	0.6	68	0.02	0.027	Programmable low-voltage: low bias mode	6-743
TLV2342	2 to 8	0.325 to 1.5	1.1 to 9	78	0.6	25	2.1	0.79	Dual LinCMOS low-voltage high-speed	6-793
TLV2344	2 to 8	0.325 to 1.5	1.1 to 10	78	0.6	25	2.1	0.79	Quad LinCMOS low-voltage high-speed	6-793
TLV2361	±1 to ±2.5	1.75 to 2.5	1 to 6	85	20000	8	3	7	Single high-performanC, low-voltage	6-823
TLV2362	±1 to ±3.5	1.4 to 2.25	1 to 6	75	20000	9	2.5	6	Dual high-performanC, low-voltage	6-823
TLV2432	2.7 to 10	0.1 to 0.125	0.95 to 2	90	1	18	0.25	0.55	Dual wide-input-voltage, high-output-drive	6-839
TLV2442	2.7 to 10	0.75 to 1.1	0.95 to 2	75	1	16	1.4	1.81	Dual wide-input-voltage, high-output-drive	6-875

PRECISION OPERATIONAL AMPLIFIERS

DEVICE	V _{IO} (μ V) typ range	V _{IO} (μ V) max range	I _{DD/CC} (mA per channel) typ max	CMRR (dB) typ	SLEW RATE (V/ μ s) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
TLC4501	-40 to 40	-80 to 80	1 to 1.5	100	2.5	4.7	Single self-calibrating precision	3-1081
TLC4502	-50 to 50	-100 to 100	1.25 to 1.75	100	2.5	4.7	Dual self-calibrating precision	3-1107
TLE2024		500 to 1000	0.2625 to 0.35	102	0.7	2.8	Quad precision low-power single supply	6-3
TLE2027	10 to 20	25 to 100	3.8 to 5.3	131	2.8	13	Low-noise precision	6-59
TLE2037	10 to 20	25 to 100	3.8 to 5.3	131	7.5	50	Low-noise high-speed precision decompensated	6-59
LT1013	60 to 250	250 to 950	0.32 to 0.5	114	0.4		Dual precision low-power	3-51
TLE2022	70 to 150	150 to 500	0.275 to 0.35	106	0.65	2.8	Dual precision low-power single supply	6-3
TLC2201	80 to 100	200 to 500	1 to 1.5	110	2.5	1.8	Low-noise precision rail-to-rail output	3-767
TLC2202	80 to 100	500 to 1000	0.85 to 1.3	110	2.5	1.9	Dual low-noise precision rail-to-rail	3-767
TLE2021	80 to 120	200 to 500	0.2 to 0.3	115	0.65	2	Precision low-power single supply	6-3
TLC1078	160	450	0.01 to 0.017	95	0.032	0.085	Dual micropower precision low-voltage	3-741
TLE2141	175 to 200	500 to 900	3.5 to 4.5	108	45	5.9	Low-noise high-speed precision single supply	6-287
TLC1079	190	850	0.01 to 0.017	95	0.032	0.085	Quad micropower precision low-voltage	3-741
TLC2252	200	850 to 1500	0.035 to 0.0625	83	0.12	0.2	Dual rail-to-rail micropower	3-821
TLC2254	200	850 to 1500	0.035 to 0.0625	83	0.12	0.2	Quad rail-to-rail micropower	3-821
TLV2252	200	850 to 1500	0.034 to 0.0625	75	0.1	0.187	Dual rail-to-rail low-voltage micropower	6-593
TLV2254	200	850 to 1500	0.034 to 0.0625	75	0.1	0.187	Quad rail-to-rail low-voltage micropower	6-593
TLE2142	275 to 290	750 to 1200	3.45 to 4.5	108	45	5.9	Dual low-noise high-speed precision	6-287
TLC2262	300	950 to 2500	0.2 to 0.25	83	0.55	0.82	Dual advanced LinCMOS rail-to-rail	3-875
TLC2264	300	950 to 2500	0.2 to 0.25	83	0.55	0.82	Quad advanced LinCMOS rail-to-rail	3-875
TLC2272	300	950 to 2500	1.1 to 1.5	75	3.6	2.18	Dual low-noise rail-to-rail	3-931
TLC2274	300	950 to 2500	1.1 to 1.5	75	3.6	2.18	Quad low-noise rail-to-rail	3-931
TLE2161	300 to 600	500 to 3000	0.29 to 0.35	90	10	6.4	JFET-input high-output-drive low-power decompensated	6-347
TLV2262	300	950 to 2500	0.2 to 0.25	75	0.55	0.67	Dual rail-to-rail low-voltage low-power	6-639
TLV2264	300	950 to 2500	0.2 to 0.25	75	0.55	0.67	Quad rail-to-rail low-voltage low-power	6-639
TLV2432	300	950 to 2000	0.1 to 0.125	90	0.25	0.55	Dual wide-input-voltage, high-output-drive	6-839
TLV2442	300	950 to 2000	0.75 to 1.1	75	1.4	1.81	Dual wide-input-voltage, high-output-drive	6-875

LOW-NOISE OPERATIONAL AMPLIFIERS

DEVICE	V _n (nV/√Hz) typ	I _{DD/CC} (mA per channel) typ max	I _B (pA) typ	SLEW RATE (V/μs) typ	GBW (MHz) typ	RAIL-TO-RAIL OUTPUT	DESCRIPTION	PAGE NO.
TLE2027	2.5	3.8 to 5.3	15000	2.8	13		Low-noise precision	6-59
TLE2037	2.5	3.8 to 5.3	15000	7.5	50		Low-noise high-speed precision decompensated	6-59
TLE2227	2.5	3.65 to 5.3	15000	2.5	13		Dual low-noise high-speed precision	6-375
TLE2237	2.5	3.65 to 5.3	15000	5	50		Dual low-noise high-speed precision decompensated	6-375
TLC2201	8	1 to 1.5	1	2.5	1.8	X	Low-noise precision rail-to-rail output	3-767
TLC2202	8	0.85 to 1.3	1	2.5	1.9	X	Dual low-noise precision rail-to-rail	3-767
TLV2361	8	1.75 to 2.5	20000	3	7		single high-performanC, low-voltage	6-823
TLC2272	9	1.1 to 1.5	1	3.6	2.18	X	Dual low-noise rail-to-rail	3-931
TLC2274	9	1.1 to 1.5	1	3.6	2.18	X	Quad low-noise rail-to-rail	3-931
TLV2362	9	1.4 to 2.25	20000	2.5	6		Dual high-performanC, low-voltage	6-823
TLE2141	10.5	3.5 to 4.5	-700000	45	5.9		Low-noise high-speed precision single supply	6-287
TLE2142	10.5	3.45 to 4.5	-700000	45	5.9		Dual low-noise high-speed precision	6-287
TLE2144	10.5	3.45 to 4.5	-700000	45	5.9		Quad low-noise high-speed precision	6-287
TLE2071	11.6	1.7 to 2.2	20	45	10		Low-noise high-speed JFET-input	6-155
TLE2072	11.6	1.55 to 1.8	20	45	10		Dual low-noise high-speed JFET-input	6-155
TLE2074	11.6	1.425 to 1.875	25	45	10		Quad low-noise high-speed JFET-input	6-155
TLC2262	12	0.2 to 0.25	1	0.55	0.82	X	Dual advanced LinCMOS rail-to-rail	3-875
TLC2264	12	0.2 to 0.25	1	0.55	0.82	X	Quad advanced LinCMOS rail-to-rail	3-875
TLC4501	12	1 to 1.5	1	2.5	4.7	X	Single self-calibrating precision	3-1081
TLC4502	12	1.25 to 1.75	1	2.5	4.7	X	Dual self-calibrating precision	3-1107
TLV2262	12	0.2 to 0.25	1	0.55	0.67	X	Dual rail-to-rail low-voltage low-power	6-639
TLV2264	12	0.2 to 0.25	1	0.55	0.67	X	Quad rail-to-rail low-voltage low-power	6-639
TLC2654	13	1.5 to 2.4	50	3.7	1.9	X	Low-noise chopper-stabilized	3-1007
TLE2021	15	0.2 to 0.3	25000	0.65	2		Precision low-power single supply	6-3
TLE2022	15	0.275 to 0.35	35000	0.65	2.8		Dual precision low-power single supply	6-3
TLE2024	15	0.2625 to 0.35	50000	0.7	2.8		Quad precision low-power single supply	6-3
TLV2231	15	0.850 to 1.2	1	1.6	2	X	Single rail-to-rail	6-567
TLV2442	16	0.75 to 1.1	1	1.4	1.81	X	Dual wide-input-voltage, high-output-drive	6-875
TLC2252	19	0.035 to 0.0625	1	0.12	0.2	X	Dual rail-to-rail micropower	3-821
TLC2254	19	0.035 to 0.0625	1	0.12	0.2	X	Quad rail-to-rail micropower	3-821

LOW-NOISE OPERATIONAL AMPLIFIERS (continued)

DEVICE	V _n (nV/√Hz) typ	I _{DD/CC} (mA per channel) typ max	I _B (pA) typ	SLEW RATE (V/μs) typ	GBW (MHz) typ	RAIL-TO-RAIL OUTPUT	DESCRIPTION	PAGE NO.
TLV2221	19	0.110 to 0.15	1	0.18	0.51	X	single rail-to-rail low-power	6-541
TLV2252	19	0.034 to 0.0625	1	0.1	0.187	X	Dual rail-to-rail low-voltage micropower	6-593
TLV2254	19	0.034 to 0.0625	1	0.1	0.187	X	Quad rail-to-rail low-voltage micropower	6-593

HIGH-SPEED OPERATIONAL AMPLIFIERS

DEVICE	GBW (MHz) typ	Slew Rate (V/μs) typ	I _{DD/CC} (mA per channel) typ max	I _B (pA) typ	V _n (nV/√Hz) typ	DESCRIPTION	PAGE NO.
TLE2037	50	7.5	3.8 to 5.3	15000	2.5	Low-noise high-speed precision decomp.	6-59
TLE2237	50	5	3.65 to 5.3	15000	2.5	Dual low-noise high-speed precision decomp.	6-375
TLV2361	7	3	1.75 to 2.5	20000	8	single high-performanc, low-voltage	6-823
TLV2362	6	2.5	1.4 to 2.25	20000	9	Dual high-performanc, low-voltage	6-823
TLE2141	5.9	45	3.5 to 4.5	-700000	10.5	Low-noise high-speed precision single supply	6-287
TLE2142	5.9	45	3.45 to 4.5	-700000	10.5	Dual low-noise high-speed precision	6-287
TLE2144	5.9	45	3.45 to 4.5	-700000	10.5	Quad low-noise high-speed precision	6-287
TLE2682	10	45	1.55 to 1.8	20	11.3	Dual high-speed JFET-input with switched-capacitor voltage converter	6-465
TLE2071	10	45	1.7 to 2.2	20	11.6	Low-noise high-speed JFET-input	6-155
TLE2072	10	45	1.55 to 1.8	20	11.6	Dual low-noise high-speed JFET-input	6-155
TLE2074	10	45	1.425 to 1.875	25	11.6	Quad low-noise high-speed JFET-input	6-155
TLE2081	10	45	1.7 to 2.2	20	11.6	High-speed JFET-input	6-225
TLE2082	10	45	1.55 to 1.8	20	11.6	Dual high-speed JFET-input	6-225
TLE2084	10	45	1.625 to 1.875	25	11.6	Quad high-speed JFET-input	6-225

RAIL-TO-RAIL OPERATIONAL AMPLIFIERS

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (μ A per channel) typ max	V _O (V) typ	Slew Rate (V/ μ s) typ	GBW (MHz) typ	V _n (nV/ \sqrt Hz) typ	DESCRIPTION	PAGE NO.
TLC2201	4.6 to 16	1000 to 1500	0 to 4.8	2.5	1.8	8	Low-noise precision rail-to-rail output	3-767
TLC2202	4.6 to 16	850 to 1300	0 to 4.8	2.5	1.9	8	Dual low-noise precision rail-to-rail	3-767
TLC2252	4.4 to 16	35 to 62.5	0.01 to 4.98	0.12	0.2	19	Dual rail-to-rail micropower	3-821
TLC2254	4.4 to 16	35 to 62.5	0.01 to 4.98	0.12	0.2	19	Quad rail-to-rail micropower	3-821
TLC2262	4.4 to 16	200 to 250	0.01 to 4.99	0.55	0.82	12	Dual advanced LinCMOS rail-to-rail	3-875
TLC2264	4.4 to 16	200 to 250	0.01 to 4.99	0.55	0.82	12	Quad advanced LinCMOS rail-to-rail	3-875
TLC2272	4.4 to 16	1100 to 1500	0.01 to 4.99	3.6	2.18	9	Dual low-noise rail-to-rail	3-931
TLC2274	4.4 to 16	1100 to 1500	0.01 to 4.99	3.6	2.18	9	Quad low-noise rail-to-rail	3-931
TLC4501	4 to 6	1000 to 1500	0.01 to 4.99	2.5	4.7	12	Single self-calibrating precision	3-1081
TLC4502	4 to 6	1250 to 1750	0.01 to 4.99	2.5	4.7	12	Dual self-calibrating precision	3-1107
TLV2211	2.7 to 10	13 to 25	0.012 to 4.95	0.025	0.065	22	Single rail-to-rail micropower	6-513
TLV2221	2.7 to 10	110 to 150	0.012 to 4.88	0.18	0.51	19	Single rail-to-rail low-power	6-541
TLV2231	2.7 to 10	850 to 1200	0.08 to 4.9	1.6	2	15	Single rail-to-rail	6-567
TLV2252	2.7 to 8	34 to 62.5	0.01 to 2.98	0.1	0.187	19	Dual rail-to-rail low-voltage micropower	6-593
TLV2254	2.7 to 8	34 to 62.5	0.01 to 2.98	0.1	0.187	19	Quad rail-to-rail low-voltage micropower	6-593
TLV2262	2.7 to 8	200 to 250	0.01 to 2.99	0.55	0.67	12	Dual rail-to-rail low-voltage low-power	6-639
TLV2264	2.7 to 8	200 to 250	0.01 to 2.99	0.55	0.67	12	Quad rail-to-rail low-voltage low-power	6-639
TLV2432	2.7 to 10	100 to 125	0.01 to 4.97	0.25	0.55	18	Dual wide-input-voltage, high-output-drive	6-839
TLV2442	2.7 to 10	750 to 1100	0.01 to 4.97	1.4	1.81	16	Dual wide-input-voltage, high-output-drive	6-875

SINGLE-SUPPLY OPERATIONAL AMPLIFIERS

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per channel) typ max	V _{IO} (mV) typ max	SLEW RATE (V/μs) typ	GBW (MHz) typ	V _n (nV/√Hz) typ	DESCRIPTION	PAGE NO.
TLE2021	±2 to ±20	0.2 to 0.3	0.12 to 0.5	0.65	2	15	Precision low-power single supply	6-3
TLE2022	±2 to ±20	0.275 to 0.35	0.15 to 0.5	0.65	2.8	15	Dual precision low-power single supply	6-3
TLE2024	±2 to ±20	0.2625 to 0.35		0.7	2.8	15	Quad precision low-power single supply	6-3
TLE2141	±2 to ±22	3.5 to 4.5	0.2 to 0.9	45	5.9	10.5	Low-noise high-speed precision single supply	6-287
TLE2142	±2 to ±22	3.45 to 4.5	0.29 to 1.2	45	5.9	10.5	Dual low-noise high-speed precision	6-287
TLE2144	±2 to ±22	3.45 to 4.5	0.6 to 2.4	45	5.9	10.5	Quad low-noise high-speed precision	6-287
TLV2211	2.7 to 10	0.013 to 0.025	0.45 to 3	0.025	0.065	22	Single rail-to-rail micropower	6-513
TLV2221	2.7 to 10	0.11 to 0.15	0.61 to 3	0.18	0.51	19	Single rail-to-rail low-power	6-541
TLV2231	2.7 to 10	0.85 to 1.2	0.71 to 3	1.6	2	15	Single rail-to-rail	6-567
TLV2252	2.7 to 8	0.034 to 0.0625	0.2 to 1.5	0.1	0.187	19	Dual rail-to-rail low-voltage micropower	6-593
TLV2254	2.7 to 8	0.034 to 0.0625	0.2 to 1.5	0.1	0.187	19	Quad rail-to-rail low-voltage micropower	6-593
TLV2262	2.7 to 8	0.2 to 0.25	0.3 to 2.5	0.55	0.67	12	Dual rail-to-rail low-voltage low-power	6-639
TLV2264	2.7 to 8	0.2 to 0.25	0.3 to 2.5	0.55	0.67	12	Quad rail-to-rail low-voltage low-power	6-639
TLV2432	2.7 to 10	0.1 to 0.125	0.300 to 2	0.25	0.55	18	Dual wide-input-voltage, high-output-drive	6-839
TLV2442	2.7 to 10	0.75 to 1.1	0.300 to 2	1.4	1.81	16	Dual wide-input-voltage, high-output-drive	6-875
TLC4501	4 to 6	1 to 1.5	0.04 to 0.08	2.5	4.7	12	Single self-calibrating precision	3-1081
TLC4502	4 to 6	1.25 to 1.75	0.05 to 0.1	2.5	4.7	12	Dual self-calibrating precision	3-1107
TLC2252	4.4 to 16	0.035 to 0.0625	0.2 to 1.5	0.12	0.2	19	Dual rail-to-rail micropower	3-821
TLC2254	4.4 to 16	0.035 to 0.0625	0.2 to 1.5	0.12	0.2	19	Quad rail-to-rail micropower	3-821
TLC2262	4.4 to 16	0.2 to 0.25	0.3 to 2.5	0.55	0.82	12	Dual advanced LinCMOS rail-to-rail	3-875
TLC2264	4.4 to 16	0.2 to 0.25	0.3 to 2.5	0.55	0.82	12	Quad advanced LinCMOS rail-to-rail	3-875
TLC2272	4.4 to 16	1.1 to 1.5	0.3 to 2.5	3.6	2.18	9	Dual low-noise rail-to-rail	3-931
TLC2274	4.4 to 16	1.1 to 1.5	0.3 to 2.5	3.6	2.18	9	Quad low-noise rail-to-rail	3-931
TLC2201	4.6 to 16	1 to 1.5	0.1 to 0.5	2.5	1.8	8	Low-noise precision rail-to-rail output	3-767
TLC2202	4.6 to 16	0.85 to 1.3	0.1 to 1	2.5	1.9	8	Dual low-noise precision rail-to-rail	3-767

LOW-VOLTAGE OPERATIONAL AMPLIFIERS

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per channel) typ max	V _O (V) typ	SLEW RATE (V/μs) typ	GBW (MHz) typ	V _n (nV/√Hz) typ	DESCRIPTION	PAGE NO.
TLC1078	1.4 to 16	0.01 to 0.017	0 to 4.1	0.032	0.085	68	Dual micropower precision low-voltage	3-741
TLC1079	1.4 to 16	0.01 to 0.017	0 to 4.1	0.032	0.085	68	Quad micropower precision low-voltage	3-741
TLC251(H)	1.4 to 16	0.675 to 1.6	0 to 3.8	3.6	1.7	25	Prog. low-voltage: high bias mode	3-357
TLC251(M)	1.4 to 16	0.105 to 0.28	0 to 3.9	0.43	0.525	32	Prog. low-voltage: medium bias mode	3-357
TLC251(L)	1.4 to 16	0.01 to 0.017	0 to 4.1	0.03	0.085	68	Prog. low-voltage: low bias mode	3-357
TLC252	1.4 to 16	0.7 to 1.6	0 to 3.8	3.6	1.7	25	Dual low-voltage	3-375
TLC254	1.4 to 16	0.775 to 1.8	0 to 3.8	3.6	1.7	25	Quad low-voltage	3-395
TLC25L2	1.4 to 16	0.01 to 0.017	0 to 4.1	0.03	0.085	68	Dual micropower low-voltage	3-375
TLC25L4	1.4 to 16	0.012 to 0.021	0 to 4.1	0.03	0.085	70	Quad micropower low-voltage	3-395
TLC25M2	1.4 to 16	0.105 to 0.28	0 to 3.9	0.43	0.525	32	Dual low-power low-voltage	3-375
TLC25M4	1.4 to 16	0.125 to 0.32	0 to 3.9	0.43	0.525	32	Quad low-power low-voltage	3-395
TLC271(H)	3 to 16	0.675 to 1.6	0 to 3.8	3.6	1.7	25	Prog. low-power: high bias mode	3-415
TLC271(M)	3 to 16	0.105 to 0.28	0 to 3.9	0.43	0.525	32	Prog. low-power: medium bias mode	3-415
TLC271(L)	3 to 16	0.01 to 0.017	0 to 4.1	0.03	0.085	68	Prog. low-power: low bias mode	3-415
TLC272	3 to 16	0.7 to 1.6	0 to 3.8	3.6	1.7	25	Dual single supply	3-485
TLC274	3 to 16	0.675 to 1.6	0 to 3.8	3.6	1.7	25	Quad single supply	3-617
TLC277	3 to 16	0.7 to 1.6	0 to 3.8	3.6	1.7	25	Dual precision single supply	3-485
TLC279	3 to 16	0.675 to 1.6	0 to 3.8	3.6	1.7	25	Quad precision single supply	3-617
TLC27L2	3 to 16	0.01 to 0.017	0 to 4.1	0.03	0.085	68	Dual precision single supply micropower	3-551
TLC27L4	3 to 16	0.01 to 0.017	0 to 4.1	0.03	0.085	70	Quad precision single supply micropower	3-669
TLC27L7	3 to 16	0.01 to 0.017	0 to 4.1	0.03	0.085	68	Dual precision single supply micropower	3-551
TLC27L9	3 to 16	0.01 to 0.017	0 to 4.1	0.03	0.085	70	Quad precision single supply micropower	3-669
TLC27M2	3 to 16	0.105 to 0.28	0 to 3.9	0.43	0.525	32	Dual precision single supply low-power	3-583
TLC27M4	3 to 16	0.105 to 0.28	0 to 3.9	0.43	0.525	32	Quad precision single supply low-power	3-705
TLC27M7	3 to 16	0.105 to 0.28	0 to 3.9	0.43	0.525	32	Dual precision single supply low-power	3-583
TLC27M9	3 to 16	0.105 to 0.28	0 to 3.9	0.43	0.525	32	Quad precision single supply low-power	3-705
TLV2211	2.7 to 10	0.013 to 0.025	0.012 to 4.95	0.025	0.065	22	Single rail-to-rail micropower	6-513
TLV2221	2.7 to 10	0.11 to 0.15	0.012 to 4.88	0.18	0.51	19	Single rail-to-rail low-power	6-541
TLV2231	2.7 to 10	0.85 to 1.2	0.08 to 4.9	1.6	2	15	Single rail-to-rail	6-567
TLV2252	2.7 to 8	0.034 to 0.0625	0.01 to 2.98	0.1	0.187	19	Dual rail-to-rail low-voltage micropower	6-593
TLV2254	2.7 to 8	0.034 to 0.0625	0.01 to 2.98	0.1	0.187	19	Quad rail-to-rail low-voltage micropower	6-593
TLV2262	2.7 to 8	0.2 to 0.25	0.01 to 2.99	0.55	0.67	12	Dual rail-to-rail low-voltage low-power	6-639
TLV2264	2.7 to 8	0.2 to 0.25	0.01 to 2.99	0.55	0.67	12	Quad rail-to-rail low-voltage low-power	6-639

LOW-VOLTAGE OPERATIONAL AMPLIFIERS (continued)

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per channel) typ max	V _O (V) typ	SLEW RATE (V/μs) typ	GBW (MHz) typ	V _n (nV/√Hz) typ	DESCRIPTION	PAGE NO.
TLV2322	2 to 8	0.006 to 0.017	0.115 to 1.9	0.02	0.027	68	Dual low-voltage micropower	6-687
TLV2324	2 to 8	0.006 to 0.017	0.115 to 1.9	0.02	0.027	68	Quad low-voltage micropower	6-687
TLV2332	2 to 8	0.08 to 0.25	0.115 to 1.9	0.38	0.3	32	Dual low-voltage low-power	6-715
TLV2334	2 to 8	0.08 to 0.25	0.115 to 1.9	0.38	0.3	32	Quad low-voltage low-power	6-715
TLV2341(H)	2 to 8	0.325 to 1.5	0.12 to 1.9	2.1	0.79	25	Programmable low-voltage: high bias mode	6-743
TLV2341(M)	2 to 8	0.065 to 0.25	0.115 to 1.9	0.38	0.3	32	Programmable low-voltage: Med bias mode	6-743
TLV2341(L)	2 to 8	0.005 to 0.017	0.115 to 1.9	0.02	0.027	68	Programmable low-voltage: low bias mode	6-743
TLV2342	2 to 8	0.325 to 1.5	0.12 to 1.9	2.1	0.79	25	Dual LinCMOS low-voltage high-speed	6-793
TLV2344	2 to 8	0.325 to 1.5	0.12 to 1.9	2.1	0.79	25	Quad LinCMOS low-voltage high-speed	6-793
TLV2361	±1 to ±2.5	1.75 to 2.5	-2.4 to 2.4	3	7	8	Single high-performance, low-voltage	6-823
TLV2362	±1 to ±3.5	1.4 to 2.25	-1.4 to 1.4	2.5	6	9	Dual high-performance, low-voltage	6-823
TLV2432	2.7 to 10	0.1 to 0.125	0.01 to 4.97	0.25	0.55	18	Dual wide-input-voltage, high-output-drive	6-839
TLV2442	2.7 to 10	0.75 to 1.1	0.01 to 4.97	1.4	1.81	16	Dual wide-input-voltage, high-output-drive	6-875

LOW-POWER OPERATIONAL AMPLIFIERS

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (μ A per channel) typ max	V _{IO} (mV) typ max	SLEW RATE (V/ μ s) typ	GBW (MHz) typ	V _n (nV/ \sqrt Hz) typ	DESCRIPTION	PAGE NO.
TLC27L1	3 to 16	10 to 17	1.1 to 10	0.03	1	68	Single LinCMOS	3-521
TLC2252	4.4 to 16	35 to 62.5	0.2 to 1.5	0.12	0.2	19	Dual rail-to-rail micropower	3-821
TLC2254	4.4 to 16	35 to 62.5	0.2 to 1.5	0.12	0.2	19	Quad rail-to-rail micropower	3-821
TLC2262	4.4 to 16	200 to 250	0.3 to 2.5	0.55	0.82	12	Dual advanced LinCMOS rail-to-rail	3-875
TLC2264	4.4 to 16	200 to 250	0.3 to 2.5	0.55	0.82	12	Quad advanced LinCMOS rail-to-rail	3-875
TLE2021	\pm 2 to \pm 20	200 to 300	0.12 to 0.5	0.65	2	15	Precision low-power single supply	6-3
TLE2022	\pm 2 to \pm 20	275 to 350	0.15 to 0.5	0.65	2.8	15	Dual precision low-power single supply	6-3
TLE2024	\pm 2 to \pm 20	262.5 to 350		0.7	2.8	15	Quad precision low-power single supply	6-3
TLE2061	\pm 3.5 to \pm 19	290 to 350	0.6 to 3	3.4	2	40	JFET-input high-output-drive micropower	6-93
TLE2062	\pm 3.5 to \pm 19	312.5 to 345	0.9 to 4	3.4	2	40	Dual JFET-input high-output-drive micropower	6-93
TLE2064	\pm 3.5 to \pm 19	312.5 to 350	0.9 to 6	3.4	2	40	Quad JFET-input high-output-drive micropower	6-93
TLV2211	2.7 to 10	13 to 25	0.45 to 3	0.025	0.065	22	Single rail-to-rail micropower	6-513
TLV2221	2.7 to 10	110 to 150	0.61 to 3	0.18	0.51	19	Single rail-to-rail low-power	6-541
TLV2252	2.7 to 8	34 to 62.5	0.2 to 1.5	0.1	0.187	19	Dual rail-to-rail low-voltage micropower	6-593
TLV2254	2.7 to 8	34 to 62.5	0.2 to 1.5	0.1	0.187	19	Quad rail-to-rail low-voltage micropower	6-593
TLV2262	2.7 to 8	200 to 250	0.3 to 2.5	0.55	0.67	12	Dual rail-to-rail low-voltage low-power	6-639
TLV2264	2.7 to 8	200 to 250	0.3 to 2.5	0.55	0.67	12	Quad rail-to-rail low-voltage low-power	6-639
TLV2432	2.7 to 10	100 to 125	0.3 to 2	0.25	0.55	18	Dual wide-input-voltage, high-output-drive	6-839

GENERAL-PURPOSE BIPOLAR OPERATIONAL AMPLIFIERS

DEVICE	V _{CC} (V) min max	I _{CC} (mA per channel) typ max	V _{IO} (mV) max range	CMRR (dB) typ	I _B (pA) typ	V _n (nV/√Hz) typ	Slew Rate (V/μs) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
LM2902	4 to 26	0.175 to 0.3	7	80	-20000	23	0.25	0.4	Quad general-purpose	3-17
LM2904	4 to 26	0.5 to 1	7	80	-20000	23	0.15	0.4	Dual general-purpose	3-29
LM318	±5 to ±20	5 to 10	10	100	150000	23	70	15	Single high-speed	3-13
LM324	4 to 32	0.175 to 0.3	7	80	-20000	23	0.25	0.4	Quad general-purpose	3-17
LM324x2	4 to 32	0.175 to 0.3	7	80	-20000	23	0.15	0.4	Octal general-purpose	3-39
LM348	±4 to ±18	0.6 to 1.125	6	90	30000	23	0.5	1	Quad general-purpose	3-25
LM358	4 to 32	0.5 to 1	3 to 7	80	-20000	23		0.4	Dual general-purpose	3-29
MC1458	±5 to ±15	1.7 to 2.8	6	90	80000	45	0.5	1	Dual general-purpose	3-75
MC3403	5 to 30	0.7 to 1.75	10	90	-200000		0.6	1	Quad low-power general-purpose	3-79
NE5532	3 to 20	4 to 8	4	100	200000	5	9	10	Dual low-noise high-speed audio	3-85
NE5534	3 to 20	4 to 8	4	100	500000	3.5	13	10	Low-noise high-speed audio	3-89
OP07	±3 to ±18	2.7 to 5	0.15	120	1800	9.8	0.3	0.6	Precision	3-95
RC4136	±5 to ±18	1.25 to 2.825	6	90	140000	8	1.7	3	Quad general-purpose	3-101
RC4558	±5 to ±18	1.25 to 2.8	6	90	150000	8	1.7	3	Dual general-purpose	3-105
TL022	±5 to ±18	0.065 to 0.125	5	72	100000	50	0.5	0.5	Dual low-power general-purpose	3-111
TL2828	4 to 30	0.35 to 0.6	7	80	-15000	23	0.15	0.4	Dual high temperature bipolar	3-337
TL2829	4 to 30	0.3 to 0.4	7	75	-15000	23	0.25	0.4	Quad high temperature bipolar	3-343
μA741	±3.5 to ±18	1.7 to 2.8	6	90	80000		0.5		General-purpose	6-909

GENERAL-PURPOSE LinCMOS OPERATIONAL AMPLIFIERS

DEVICE	V _{DD} (V) min max	I _{DD} (mA per channel) typ max	V _{IO} (mV) max range	CMRR (dB) typ	I _B (pA) typ	V _n (nV/√Hz) typ	SLEW RATE (V/μs) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
TLC1078	1.4 to 16	0.01 to 0.017	0.45	95	0.6	68	0.032	0.085	Dual micropower precision low-voltage	3-741
TLC1079	1.4 to 16	0.01 to 0.017	0.85	95	0.6	68	0.032	0.085	Quad micropower precision low-voltage	3-741
TLC251(H)	1.4 to 16	0.675 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Prog. low-voltage: high bias mode	3-357
TLC251(M)	1.4 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Prog. low-voltage: medium bias mode	3-357
TLC251(L)	1.4 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Prog. low-voltage: low bias mode	3-357
TLC252	1.4 to 16	0.7 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Dual low-voltage	3-375
TLC254	1.4 to 16	0.775 to 1.8	2 to 10	80	0.6	25	3.6	1.7	Quad low-voltage	3-395
TLC25L2	1.4 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Dual micropower low-voltage	3-375
TLC25L4	1.4 to 16	0.012 to 0.021	2 to 10	94	0.6	70	0.03	0.085	Quad micropower low-voltage	3-395
TLC25M2	1.4 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Dual low-power low-voltage	3-375
TLC25M4	1.4 to 16	0.125 to 0.32	2 to 10	91	0.6	32	0.43	0.525	Quad low-power low-voltage	3-395
TLC271(H)	3 to 16	0.675 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Prog. low-power: high bias mode	3-415
TLC271(M)	3 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Prog. low-power: medium bias mode	3-415
TLC271(L)	3 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Prog. low-power: low bias mode	3-415
TLC272	3 to 16	0.7 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Dual single supply	3-485
TLC274	3 to 16	0.675 to 1.6	2 to 10	80	0.6	25	3.6	1.7	Quad single supply	3-617
TLC274x2	3 to 16	0.675 to 1.6	10	80	0.6	25	3.6	1.7	Octal single supply	3-653
TLC277	3 to 16	0.7 to 1.6	0.5	80	0.6	25	3.6	1.7	Dual precision single supply	3-485
TLC279	3 to 16	0.675 to 1.6	0.9	80	0.6	25	3.6	1.7	Quad precision single supply	3-617
TLC27L2	3 to 16	0.01 to 0.017	2 to 10	94	0.6	68	0.03	0.085	Dual precision single supply micropower	3-551
TLC27L4	3 to 16	0.01 to 0.017	2 to 10	94	0.6	70	0.03	0.085	Quad precision single supply micropower	3-669
TLC27L7	3 to 16	0.01 to 0.017	0.5	94	0.6	68	0.03	0.085	Dual precision single supply micropower	3-551
TLC27L9	3 to 16	0.01 to 0.017	0.9	94	0.6	70	0.03	0.085	Quad precision single supply micropower	3-669
TLC27M2	3 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Dual precision single supply low-power	3-583
TLC27M4	3 to 16	0.105 to 0.28	2 to 10	91	0.6	32	0.43	0.525	Quad precision single supply low-power	3-705
TLC27M7	3 to 16	0.105 to 0.28	0.5	91	0.6	32	0.43	0.525	Dual precision single supply low-power	3-583
TLC27M9	3 to 16	0.105 to 0.28	0.9	91	0.6	32	0.43	0.525	Quad precision single supply low-power	3-705
TLC2801	4.6 to 16	1.1 to 1.5	0.5	110	1	8	2.5	1.8	Low-noise precision high temperature	3-1031
TLC2810	4 to 16	0.5 to 1.6	10	90	7	25	3.6	1.7	Dual high temperature	3-1043
TLC2872	4.4 to 16	1.1 to 1.5	2.5	75	1	9	3.6	2.18	Dual low-noise high temperature	3-1065
TLV2322	2 to 8	0.006 to 0.017	9	88	0.6	68	0.02	0.027	Dual low-voltage micropower	6-687
TLV2324	2 to 8	0.006 to 0.017	10	88	0.6	68	0.02	0.027	Quad low-voltage micropower	6-687

GENERAL-PURPOSE LinCMOS OPERATIONAL AMPLIFIERS (continued)

DEVICE	VDD (V) min max	I _{DD} (mA per channel) typ max	V _{IO} (mV) max range	CMRR (dB) typ	I _B (pA) typ	V _n (nV/√Hz) typ	SLEW RATE (V/μs) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
TLV2332	2 to 8	0.08 to 0.25	9	92	0.6	32	0.38	0.3	Dual low-voltage low-power	6-715
TLV2334	2 to 8	0.08 to 0.25	10	92	0.6	32	0.38	0.3	Quad low-voltage low-power	6-715
TLV2341(H)	2 to 8	0.325 to 1.5	8	78	0.6	25	2.1	0.79	Programmable low-voltage: high bias mode	6-743
TLV2341(M)	2 to 8	0.065 to 0.25	8	92	0.6	32	0.38	0.3	Programmable low-voltage: Med bias mode	6-743
TLV2341(L)	2 to 8	0.005 to 0.017	8	88	0.6	68	0.02	0.027	Programmable low-voltage: low bias mode	6-743
TLV2342	2 to 8	0.325 to 1.5	9	78	0.6	25	2.1	0.79	Dual LinCMOS low-voltage high-speed	6-793
TLV2344	2 to 8	0.325 to 1.5	10	78	0.6	25	2.1	0.79	Quad LinCMOS low-voltage high-speed	6-793

GENERAL-PURPOSE BIFET OPERATIONAL AMPLIFIERS

DEVICE	V _{CC} (V) min max	I _{CC} (mA per channel) typ max	V _{IO} (mV) max range	CMRR (dB) typ	I _B (pA) typ	V _n (nV/√Hz) typ	SLEW RATE (V/μs) typ	GBW (MHz) typ	DESCRIPTION	PAGE NO.
LF347	±3.5 to ±18	2 to 3.75	5 to 10	100	50	18	13	3	Quad general-purpose JFET-input	3-3
LF351	±3.5 to ±18	1.8 to 3.4	10	100	50	18	13	3	General-purpose JFET-input	3-5
LF353	±3.5 to ±18	1.8 to 3.25	10	100	50	18	13	3	Dual general-purpose JFET-input	3-7
LF411	±3.5 to ±18	2 to 3.4	2	100	50	18	13	3	Precision JFET-input	3-9
LF412	±3.5 to ±18	2.25 to 3.4	3	100	50	18	13	3	Dual JFET-input	3-11
TL031	±5 to ±18	0.217 to 0.28	0.8 to 1.5	94	2	41	5.1	1.1	Enhanced JFET low-power precision	3-115
TL032	±5 to ±18	0.111 to 0.28	0.8 to 1.5	94	2	41	5.1	1.1	Dual enhanced JFET low-power precision	3-115
TL034	±5 to ±18	0.2175 to 0.28	1.5 to 4	94	2	43	5.1	1.1	Quad enhanced JFET low-power precision	3-115
TL051	±5 to ±18	2.7 to 3.2	0.8 to 1.5	93	30	18	20	3.1	Enhanced JFET precision	3-169
TL052	±5 to ±18	2.4 to 2.8	0.8 to 1.5	93	30	19	20.7	3	Dual enhanced JFET precision	3-169
TL054	±5 to ±18	2.1 to 2.8	1.5 to 4	92	30	21	17.8	2.7	Quad enhanced JFET precision	3-169
TL061	±3.5 to ±18	0.2 to 0.25	3 to 15	86	30	42	3.5	1	Low-power JFET-input general-purpose	3-233
TL062	±3.5 to ±18	0.2 to 0.25	3 to 15	86	30	42	3.5	1	Dual low-power JFET-input general-purpose	3-233
TL064	±3.5 to ±18	0.2 to 0.25	3 to 15	86	30	42	3.5	1	Quad low-power JFET-input general-purpose	3-233
TL064x2	±3.5 to ±18	0.2 to 0.25	15	86	30	42	3.5	1	Octal low-power JFET-input general-purpose	3-255
TL070	±3.5 to ±18	1.4 to 2.5	10	100	65	18	13	3	Low-noise JFET-input decompensated	3-265
TL071	±3.5 to ±18	1.4 to 2.5	3 to 10	100	65	18	13	3	Low-noise JFET-input general-purpose	3-279
TL072	±3.5 to ±18	1.4 to 2.5	3 to 10	100	65	18	13	3	Dual low-noise JFET-input general-purpose	3-279
TL074	±3.5 to ±18	1.4 to 2.5	3 to 10	100	65	18	13	3	Quad low-noise JFET-input general-purpose	3-279
TL074x2	±3.5 to ±18	1.4 to 2.5	10	100	65	18	13	3	Octal low-noise JFET-input general-purpose	3-295
TL081	±3.5 to ±18	1.4 to 2.8	3 to 15	86	30	18	13	3	JFET-input general-purpose	3-307
TL082	±3.5 to ±18	1.4 to 2.8	3 to 15	86	30	18	13	3	Dual JFET-input general-purpose	3-307
TL084	±3.5 to ±18	1.4 to 2.8	3 to 15	86	30	18	13	3	Quad JFET-input general-purpose	3-307
TL084x2	±3.5 to ±18	1.4 to 2.8	15	76	30	18	13	3	Octal JFET-input general-purpose	3-327

AMPLIFIERS — PACKAGE AND TEMPERATURE AVAILABILITY

DEVICE	D	DB	DBV	DW	FK	J	JG	N	NE	P	PW	U	W	Y(CHIP)
LF347	(14)†							(14)†						
LF347B	(14)†							(14)†						
LF351	(8)†									(8)†				
LF353	(8)†									(8)†				
LF411	(8)C									(8)C				
LF412	(8)C									(8)C				
LM118					(20)□		(8)□							
LM124					(20)□	(14)□							(14)□	
LM148					(20)□	(14)□								
LM158					(20)□		(8)□							
LM218	(8)¶									(8)¶				
LM224	(8)¶									(8)¶				
LM248	(14)¶							(14)¶			(14)¶			
LM258	(8)¶									(8)¶				
LM2900								(14)#						
LM2902	(14)*	(14)*						(14)*			(14)*			
LM2904	(8)*	(8)*								(8)*	(8)*			
LM318	(8)†									(8)†				
LM324	(14)†	(14)†						(14)†			(14)†			Y
LM324x2		(30)†												
LM348	(14)†							(14)†			(14)†			
LM358	(8)†	(8)†								(8)†	(14)†			Y
LM3900								(14)†						
LT1013	(8)C,†,M				(20)M		(8)M			(8)C,†,M				Y
MC1458	(8)C									(8)C				
MC1558					(20)M		(8)M					(10)M		
MC3303	(14)#							(14)#						
MC3403	(14)†							(14)†						
NE5532										(8)†,I				
NE5534	(8)†									(8)†				
OP07	(8)†									(8)†				Y
RC4136	(14)†							(14)†						
RC4558	(8)†	(8)†								(8)†	(8)†			Y
SYMBOLS:	Y = 25°C, ‡ = -40°C to 105°C	C or † = 0°C to 70°C * = -40°C to 125°C	§ = -20°C to 85°C Z = -40°C to 150°C	¶ = -25°C to 85°C M or □ = -55°C to 125°C	I or # = -40°C to 85°C									

AMPLIFIERS — PACKAGE AND TEMPERATURE AVAILABILITY (continued)

DEVICE	D	DB	DBV	DW	FK	J	JG	N	NE	P	PW	U	W	Y(CHIP)
RM4136					(20)□	(14)□							(14)□	
RM4558							(8)□							
RV4136	(14)#							(14)#						
RV4558	(8)#									(8)#				
SE5534					(20)□		(8)□							
TL022	(8)C						(8)M			(8)C		(10)M		
TL031	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TL032	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TL034	(14)C,I,M				(20)M	(14)M		(14)C,I,M			(14)C			Y
TL051	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TL052	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TL054	(14)C,I,M				(20)M	(14)M		(14)C,I,M						Y
TL061	(8)C,I				(20)M		(8)M			(8)C,I	(8)C	(10)M		Y
TL062	(8)C,I				(20)M		(8)M			(8)C,I	(8)C	(10)M		Y
TL064	(14)C,I				(20)M	(14)M		(14)C,I,M			(14)C			Y
TL064x2		(30)C												
TL070	(8)C,I,M									(8)C,I,M	(8)C			
TL071	(8)C,I				(20)M		(8)M			(8)C,I	(8)C			
TL072	(8)C,I				(20)M		(8)M			(8)C,I	(8)C			
TL074	(14)C,I				(20)M	(14)M		(14)C,I,M			(14)C	(10)M		
TL074x2		(30)C												
TL081	(8)C,I				(20)M		(8)M			(8)C,I	(8)C			
TL082	(8)C,I				(20)M		(8)M			(8)C,I	(8)C			Y
TL084	(14)C,I				(20)M	(14)M		(14)C,I,M			(14)C			Y
TL084x2		(30)C												
TL2828	(8)Z									(8)Z				Y
TL2829	(14)Z							(14)Z						Y
TLC251	(8)C									(8)C				Y
TLC252	(8)C									(8)C				Y
TLC254	(14)C							(14)C			(14)C			Y
TLC25L2	(8)C									(8)C				Y
TLC25L4	(14)C							(14)C			(14)C			Y
TLC25M2	(8)C									(8)C				Y

SYMBOLS: Y = 25°C, C or † = 0°C to 70°C, § = -20°C to 85°C, ¶ = -25°C to 85°C, I or # = -40°C to 85°C
 ‡ = -40°C to 105°C, * = -40°C to 125°C, Z = -40°C to 150°C, M or □ = -55°C to 125°C

AMPLIFIERS — PACKAGE AND TEMPERATURE AVAILABILITY (continued)

DEVICE	D	DB	DBV	DW	FK	J	JG	N	NE	P	PW	U	W	Y(CHIP)
TLC25M4	(14)C							(14)C			(14)C			Y
TLC271	(8)C,I,M				(20)M		(8)M			(8)C,I,M				
TLC272	(8)C,I,M				(20)M		(8)M			(8)C,I,M	(8)C			Y
TLC274	(14)C,I,M				(20)M		(8)M	(14)C,I,M			(14)C			Y
TLC274x2		(30)C												
TLC277	(8)C,I,M				(20)M		(8)M			(8)C,I,M				
TLC279	(14)C,I,M				(20)M	(14)M		(14)C,I,M						
TLC27L1	(8)C,I,M									(8)C,I,M				
TLC27L2	(8)C,I,M				(20)M		(8)M			(8)C,I,M				
TLC27L4	(14)C,I,M				(20)M	(14)M		(14)C,I,M			(14)C			Y
TLC27L7	(8)C,I,M				(20)M		(8)M			(8)C,I,M				
TLC27L9	(14)C,I,M				(20)M	(14)M		(14)C,I,M						
TLC27M2	(8)C,I,M				(20)M		(8)M			(8)C,I,M				
TLC27M4	(14)C,I,M				(20)M	(14)M		(14)C,I,M			(14)C			Y
TLC27M7	(8)C,I,M				(20)M		(8)M			(8)C,I,M				
TLC27M9	(14)C,I,M				(20)M	(14)M		(14)C,I,M						
TLC1078	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TLC1079	(14)C,I,M				(20)M	(14)M		(14)C,I,M						Y
TLC2201	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TLC2202	(14)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TLC2252	(8)C,I				(20)M		(8)M			(8)C,I	(8)C,I	(10)M		Y
TLC2254	(14)C,I*				(20)M	(14)M		(14)C,I*		(8)C,I*	(8)C,I*		(14)M	Y
TLC2262	(8)C,I*				(20)M		(8)M			(8)C,I*	(8)C,I*	(10)M		Y
TLC2264	(14)C,I*				(20)M	(14)M		(14)C,I*			(14)C,I*		(14)M	Y
TLC2272	(8)C,I,M									(8)C,I,M	(8)C			Y
TLC2274	(14)C,I,M				(20)M	(14)M		(14)C,I,M			(14)C,I		(14)M	Y
TLC2652	(8)C,I,M (14)C,I,M				(20)M	(14)M	(8)M	(14)C,I,M		(8)C,I,M				Y
TLC2654	(8)C,I,M (14)C,I,M				(20)M	(14)M	(8)M	(14)C,I,M		(8)C,I,M				Y
TLC2801	(8)Z									(8)Z				Y
TLC2810	(8)Z									(8)Z				Y
TLC2872	(8)Z									(8)Z				Y

SYMBOLS: Y = 25°C, C or † = 0°C to 70°C, § = -20°C to 85°C, ¶ = -25°C to 85°C, I or # = -40°C to 85°C
‡ = -40°C to 105°C, * = -40°C to 125°C, Z = -40°C to 150°C, M or □ = -55°C to 125°C

AMPLIFIERS — PACKAGE AND TEMPERATURE AVAILABILITY (continued)

DEVICE	D	DB	DBV	DW	FK	J	JG	N	NE	P	PW	U	W	Y(CHIP)
TLC4501	(8)C,I													Y
TLC4502	(8)C,I													Y
TLE2021	(8)C,I,M	(8)C			(20)M		(8)M			(8)C,I,M	(8)C			Y
TLE2022	(8)C,I,M	(8)C			(20)M		(8)M			(8)C,I,M	(8)C			Y
TLE2024				(16)C,I,M	(20)M	(14)M		(14)C,I,M						Y
TLE2027	(8)C,I [†] ,M				(20)M		(8)M			(8)C,I [†] ,M				Y
TLE2037	(8)C,I [†] ,M				(20)M		(8)M			(8)C,I [†] ,M				Y
TLE2061	(8)C,I,M	(8)C			(20)M		(8)M			(8)C,I,M	(8)C			Y
TLE2062	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TLE2064	(14)C,I,M				(20)M	(14)M		(14)C,I,M						Y
TLE2071	(8)C,I				(20)M		(8)M			(8)C,I				Y
TLE2072	(8)C,I				(20)M		(8)M			(8)C,I				Y
TLE2074				(16)C,I	(20)M	(14)M		(14)C,I						Y
TLE2081	(8)C				(20)M		(8)M			(8)C				Y
TLE2082	(8)C,I,M				(20)M		(8)M			(8)C,I,M				Y
TLE2084				(16)C	(20)M	(14)M		(14)C,I						Y
TLE2141	(8)C,I [†] ,M				(20)M		(8)M			(8)C,I [†] ,M				Y
TLE2142	(8)C,I [†] ,M				(20)M		(8)M			(8)C,I [†] ,M	(8)C			Y
TLE2144				(16)C,I [†] ,M	(20)M	(14)M		(14)C,I [†] ,M						Y
TLE2161	(8)C,I,M				(20)M		(8)M			(8)C,I,M				
TLE2227				(16)C						(8)C				Y
TLE2237				(16)C						(8)C				Y
TLE2301									(16)I					
TLE2662				(16)I										
TLE2682				(16)I										
TLV2211			(5)C,I											Y
TLV2221			(5)C,I											Y
TLV2231			(5)C,I											Y
TLV2252	(8)I				(20)M		(8)M			(8)I	(8)I	(10)M		Y
TLV2254	(14)I				(20)M	(14)M		(14)I			(14)I		(14)M	Y
TLV2262	(8)I				(20)M		(8)M			(8)I	(8)I	(10)M		Y
TLV2264	(14)I				(20)M	(14)M		(14)I			(14)I		(14)M	Y
TLV2322	(8)I									(8)I	(8)I			Y

SYMBOLS: Y = 25°C, C or † = 0°C to 70°C, § = -20°C to 85°C, ¶ = -25°C to 85°C, I or # = -40°C to 85°C
 ‡ = -40°C to 105°C, * = -40°C to 125°C, Z = -40°C to 150°C, M or □ = -55°C to 125°C

AMPLIFIERS — PACKAGE AND TEMPERATURE AVAILABILITY (continued)

DEVICE	D	DB	DBV	DW	FK	J	JG	N	NE	P	PW	U	W	Y(CHIP)
TLV2324	(14)I							(14)I			(14)I			Y
TLV2332	(8)I									(8)I	(8)I			Y
TLV2334	(14)I							(14)I			(14)I			Y
TLV2341	(8)I									(8)I	(8)I			Y
TLV2342	(8)I									(8)I	(8)I			Y
TLV2344	(14)I							(14)I			(14)I			Y
TLV2361			(5)C,I											Y
TLV2362	(8)§									(8)§	(8)§			Y
TLV2432	(8)C,I				(20)M		(8)M				(8)C,I	(10)M		Y
TLV2442	(8)C,I				(20)M		(8)M				(8)C,I	(10)M		Y
µA741	(8)C,I				(20)M	(14)M	(8)M			(8)C,I	(8)C	(10)M		Y
SYMBOLS: Y = 25°C, C or † = 0°C to 70°C § = -20°C to 85°C ¶ = -25°C to 85°C I or # = -40°C to 85°C ‡ = -40°C to 105°C * = -40°C to 125°C Z = -40°C to 150°C M or □ = -55°C to 125°C														

OPERATIONAL AMPLIFIER CROSS-REFERENCE GUIDE

Replacements are based on similarity of electrical and mechanical characteristics shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and the buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained herein.

Manufacturers are arranged in alphabetical order.

ADVANCED LINEAR DEVICES			
PART NO.	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
ALD1701, ALD1702, or ALD1703		TLC271	3-415
ANALOG DEVICES			
AD510 or AD517		OP07	3-95
AD712J		TLE2082A	6-225
FAIRCHILD			
μ A714		OP07C	3-95
μ A714L		OP07D	3-95
μ A741	μ A741		6-909
μ A771		TL071	3-279
μ A771A		TL071B	3-279
		TL081B	3-307
μ A771B		TL071A	3-279
		TL081A	3-307
μ A771L		TL081	3-307
μ A772		TL072	3-279
μ A772A		TL072B	3-279
μ A772B		TL072A	3-279
		TL082A	3-307
μ A772L		TL082	3-307
μ A774		TL074	3-279
μ A774B		TL074A or TL074B	3-279
μ A774L		TL084	3-307
BURR BROWN			
OPA111		TLC2201	3-767
OPA211		TLC2202	3-767
GENERAL ELECTRIC			
ICL7611, ICL7612, or ICL7613		TLC271	3-415
ICL7621		TLC272	3-485
ICL7641		TLC274	3-617
		TLC27L9	3-669
ICL7642		TLC27M9	3-705

**OPERATIONAL AMPLIFIER
CROSS-REFERENCE GUIDE**

HARRIS			
PART NO.	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
HA2515		LM318	3-13
HA5127		TLE2027	6-59
HA5135-5		OP07C	3-95
HA5137		TLE2037	6-59
INTERSIL			
ICL7611, ICL7612, or ICL7613		TLC271	3-415
ICL7621		TLC272	3-485
ICL7641		TLC274	3-617
		TLC27L9	3-669
ICL7642		TLC27M9	3-705
ICL7652		TLC2652	3-983
		TLC2654	3-1007
LINEAR TECHNOLOGY			
LT1001		OP07C or OP07D	3-95
LT1007		TLE2027	6-59
LT1037		TLE2037	6-59
LTC1052		TLC2652	3-983
		TLC2654	3-1007
MAXIM			
ICL7611, ICL7612, or ICL7613		TLC271	3-415
ICL7621		TLC272	3-485
ICL7641		TLC274	3-617
		TLC27L9	3-669
ICL7642		TLC27M9	3-705
ICL7652		TLC2652	3-983
		TLC2654	3-1007
MOTOROLA			
MC1458	MC1458		3-75
MC1558	MC1558		3-75
MC1741	μA741		6-909
MC3403		RC4136	3-101
MC4558	RC4558		3-105
MC4741	LM348		3-17
MC34001		TL071	3-279
		LF351	3-5



OPERATIONAL AMPLIFIER CROSS-REFERENCE GUIDE

MOTOROLA (CONTINUED)			
PART NO.	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
MC34002		TL072	3-279
		LF353	3-7
MC34004		TL074	3-279
		LF347	3-3
MC34004B		TL074A	3-279
		LF347B	3-3
MC34071		TLE2141	6-287
MC34072		TLE2142	6-287
MC34181		TLE2061	6-93
MC34182		TLE2062	6-93
MC34184		TLE2064	6-93
NATIONAL			
LF347	LF347		3-3
		TL074	3-279
		TL084	3-307
LF347B	LF347B		3-3
		TL074A or TL074B	3-279
		TL084A	3-307
LF351	LF351		3-5
		TL071	3-279
		TL081A	3-307
LF353	LF353		3-7
		TL072 or TL072A	3-279
		TL082A	3-307
LF411	LF411		3-9
		TL081A	3-307
LF411A		TL071A or TL071B	3-279
		TL081A or TL081B	3-307
LF412	LF412		3-11
		TL072A	3-279
		TL082A or TL082B	3-307
LF412-1A		TLE2082	6-225
LF441		TL061	3-233
		TLE2061	6-93
LF441A		TL061A or TL061B	3-233
LF442		TL062	3-233
		TLE2062	6-93

OPERATIONAL AMPLIFIER CROSS-REFERENCE GUIDE

NATIONAL (CONTINUED)			
PART NO.	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
LF442A		TL062B	3-233
LF444		TL064	3-233
		TLE2064	6-93
LF444A		TL064A	3-233
LH0044		OP07C	3-95
LH0044B		OP07D	3-95
LM201A	LM201A		3-13
LM218	LM218		3-13
LM224	LM224		3-17
LM248	LM248		3-17
LM258	LM258		3-29
LM318	LM318		3-13
LM324	LM324		3-17
		TLE2024	6-3
LM348	LM348		3-17
LM358	LM358		3-29
		TLE2022	6-3
LM741	μ A741		6-909
LM883		RC4558	3-105
LM1458	MC1458		3-75
LM2900	LM2900		3-43
LM2902	LM2902		3-17
LM2904	LM2904		3-29
LM3900	LM3900		3-43
LMC660		TLC274	3-617
UMC662		TLC2202	3-767
NEC			
uPC159		LM318	3-13
uPC251		MC1458	3-75
uPC354		OP07	3-95
uPC801		TL071	3-279
		TL081A	3-307
		LF351	3-5

OPERATIONAL AMPLIFIER CROSS-REFERENCE GUIDE

PMI			
PART NO.	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
OP-02		μA741	6-909
OP-07C	OP07C		3-95
OP-07D	OP07D		3-95
OP-07F		RC4136	3-101
OP-14C or OP-14E		MC1458	3-75
OP-14J		MC1558	3-75
OP-15F		TL071	3-279
		TL081A	3-307
		LF351	3-5
OP-215F		TL072	3-279
		TL082A	3-307
		LF353	3-7
		TLE2082	6-225
OP-215G		TLE2082A	6-225
OP-21		TLE2021	6-3
OP-27		TLE2027	6-59
OP-37		TLE2037	6-59
OP-221		TLE2022	6-3
OP-421		TLE2024	6-3
RAYTHEON			
RC4136	RC4136		3-101
RC4156		LM348	3-17
RC4157		LM348	3-17
RC4558	RC4558		3-105
RCA			
CA081A		TL081	3-307
CA081A		TL081A	3-307
CA082		TL082	3-307
CA082A		TL082A	3-307
CA084		TL084	3-307

**OPERATIONAL AMPLIFIER
CROSS-REFERENCE GUIDE**

SIGNETICS			
PART NO.	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
NE532		LM358	3-29
		TL022	3-111
NE5532	NE5532		3-85
NE5532A	NE5532A		3-85
NE5534	NE5534		3-89
		TLE2037	6-59
NE5534A	NE5534A		3-89
		TLE2037A	6-59
SE5534	SE5534		3-89
SE5534A	SE5534A		3-89
SGS-THOMSON			
TS271		TLC271	3-415
TS271A		TLC271A	3-415
TS271B		TLC271B	3-415
TS272		TLC272	3-485
TS272A		TLC272A	3-485
TS272B		TLC272B	3-485
TS274		TLC274	3-617
TS274A		TLC274A	3-617
TS274B		TLC274B	3-617
TS27L2		TLC27L2	3-551
TS27L2A		TLC27L2A	3-551
TS27L2B		TLC27L2B	3-551
TS27L4		TLC27L4	3-669
TS27L4A		TLC27L4A	3-669
TS27L4B		TLC27L4B	3-669
TS27M2		TLC27M2	3-583
TS27M2A		TLC27M2A	3-583
TS27M2B		TLC27M2B	3-583
TS27M4		TLC27M4	3-705
TS27M4A		TLC27M4A	3-705
TS27M4B		TLC27M4B	3-705



α_{IIO} Average Temperature Coefficient of Input Offset Current

The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{IIO} = \frac{\left(I_{IO} \text{ at } T_{A(1)} \right) - \left(I_{IO} \text{ at } T_{A(2)} \right)}{T_{A(1)} - T_{A(2)}}$$

where $T_{A(1)}$ and $T_{A(2)}$ are the specified temperature extremes.

α_{VIO} Average Temperature Coefficient of Input Offset Voltage

The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range. The dc voltage that must be applied between the input terminals to force the quiescent dc output voltage to zero or other level, if specified.

$$\alpha_{VIO} = \frac{\left(V_{IO} \text{ at } T_{A(1)} \right) - \left(V_{IO} \text{ at } T_{A(2)} \right)}{T_{A(1)} - T_{A(2)}}$$

where $T_{A(1)}$ and $T_{A(2)}$ are the specified temperature extremes.

ΔV_{CC}

See k_{SVS}

ΔV_{IO}

See k_{SVS}

ϕ_m Phase Margin

The absolute value of the open-loop phase shift between the output and the inverting input at the frequency at which the modulus of the open-loop amplification is unity.

A_m Gain Margin

The reciprocal of the open-loop voltage amplification at the lowest frequency at which the open-loop phase shift is such that the output is in phase with the inverting input.

A_V Large-Signal Voltage Amplification

The ratio of the peak-to-peak output voltage swing to the change in input voltage required to drive the output

A_{VD} Differential Voltage Amplification

The ratio of the change in output to the change in differential input voltage producing it with the common-mode input voltage held constant

B_1 Unity-Gain Bandwidth

The range of frequencies within which the maximum output voltage swing is above a specified value.

B_{OM} Maximum-Output-Swing Bandwidth

The range of frequencies within which the maximum output voltage swing is above the specified value.

c_i Input Capacitance

The capacitance between the input terminals with either input grounded

OPERATIONAL AMPLIFIER GLOSSARY

CMRR, k_{CMR}
Common-Mode Rejection Ratio

The ratio of differential voltage amplification to common-mode voltage amplification.

NOTE: This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

\bar{F} **Average Noise Figure**

The ratio of an ideal current source (having an internal impedance equal to infinity) in parallel with the input terminals of the device that represents the part of the internally generated noise that can properly be represented by a current source.

I_{CC+} , I_{CC-}
Supply Current

The current into the V_{CC+} or V_{CC-} terminal of an integrated circuit

I_{IB} **Input Bias Current**

The average of the currents into the two input terminals with the output at the specified level

I_{IO} **Input Offset Current**

The difference between the currents into the two input terminals with the output at the specified level

I_n **Equivalent Input Noise Current**

The current of an ideal current source (having internal impedance equal to infinity) in parallel with the input terminals of the device that represents the part of the internally generated noise that can properly be represented by a current source.

I_{OL} **Low-Level Output Current**

The current into an output with input conditions applied that according to the product specification will establish a low level at the output.

I_{OS} **Short-Circuit Output Current**

The maximum output current available from the amplifier with the output shorted to ground, to either supply, or to a specified point

k_{CMR}

See CMRR

k_{SVS} , ΔV_{CC} , ΔV_{IO}
Supply Voltage Sensitivity

The absolute value of the ratio of the change in supply voltages to the change in input offset voltage.

NOTES: 1. Unless otherwise noted, both supply voltages are varied symmetrically.

2. This is the reciprocal of supply voltage sensitivity.

k_{SVR} **Supply Voltage Rejection Ratio**

The absolute value of the ratio of the change in supply voltages to the change in input offset voltage.

NOTES: 1. Unless otherwise noted, both supply voltages are varied symmetrically.

2. This is the reciprocal of supply voltage sensitivity.

P_D **Total Power Dissipation**

The total dc power supplied to the device less any power delivered from the device to a load.

NOTE: At no load: $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$

-
- r_i Input Resistance**
The resistance between the input terminals and either input grounded
- r_{id} Differential Input Resistance**
The small-signal resistance between two ungrounded input terminals
- r_o Output Resistance**
The resistance between an output terminal and ground
- SR Slew Rate**
The average time rate of change of the closed-loop amplifier output voltage for a step-signal input
- t_r Rise Time**
The time required for an output voltage step to change from 10% to 90% of its final value
- t_{tot} Total Response Time**
The time between a step-function change of the input signal and the instant at which the magnitude of the output signal reaches for the last time a specified level range ($\pm\epsilon$) containing the final output signal level.
- V_I Input Voltage Range**
The range of voltage that if exceeded at either input terminal may cause the operational amplifier to cease functioning properly.
- V_{IO} Input Offset Voltage**
The dc voltage that must be applied between the input terminals to force the quiescent dc output voltage to zero or other level, if specified.
- V_{IC} Common-Mode Input Voltage**
The average of the two input voltages
- V_{ICR} Common-Mode Input Voltage Range**
The range of common-mode input voltage that if exceeded may cause the operational amplifier to cease functioning properly.
- V_n Equivalent Input Noise Voltage**
The voltage of an ideal voltage source (having internal impedance equal to zero) in series with the input terminals of the device that represents the part of the internally generated noise that can properly be represented by a voltage source.
- V_{O1}/V_{O2} Crosstalk Attenuation**
The ratio of the change in output voltage of a driven channel to the resulting change in output voltage of another channel
- V_{OH} High-Level Output Voltage**
The voltage at an output with input conditions applied that according to the product specification will establish a high level at the output.
- V_{OL} Low-Level Output Voltage**
The voltage at an output with input conditions applied that according to the product specification will establish a low level at the output.
-

OPERATIONAL AMPLIFIER GLOSSARY

V_{ID} Differential Input Voltage

The voltage at the noninverting input with respect to the inverting input

V_{OM} Maximum Peak Output Voltage Swing

The maximum positive or negative peak output voltage that can be obtained without waveform clipping when quiescent dc output voltage is zero.

$V_{O(PP)}$ Maximum Peak-to-Peak Output Voltage Swing

The maximum peak-to-peak output voltage that can be obtained without waveform clipping when quiescent dc output voltage is zero.

Z_{ic} Common-Mode Input Impedance

The parallel sum of the small-signal impedance between each input terminal and ground

Z_o Output Impedance

The small-signal impedance between the output terminal and ground

Overshoot Factor

The ratio of the largest deviation of the output signal value from its final steady-state value after a step-function change of the input signal to the absolute value of the difference between the steady-state output signal values before and after the step-function change of the input signal.

COMPARATORS (Listed Alphanumerically)

DEVICE	V _{DD} /V _{CC} (V) min	V _{DD} /V _{CC} (V) max	I _{DD} /I _{CC} (mA per channel) max	V _{IO} (mV) max	V _{ICR} (V) min	V _{ICR} (V) max	I _{OL} (mA) min	t _{RESP} (μs) low-to-high	DESCRIPTION	PAGE NO.
LM111	3.5	30	6	3	-14.7	13.8		0.115	Single, strobed differential	7-3
LM139	3.5	30	0.8	5	0		6	0.3	Quad, general purpose differential	7-19
LM211	3.5	30	6	3	-14.7	13.8		0.115	Single, strobed differential	7-3
LM239	3.5	30	0.8	5	0		6	0.3	Quad, general purpose differential	7-19
LM306	-6	12	6.8	5	-5	5	100	0.028	Single, strobed, high speed differential	7-33
LM311	3.5	30	7.5	7.5	-14.7	13.8		0.115	Single, strobed differential	7-3
LM339	4	30	0.8	5	0		6	0.3	Quad, general purpose differential	7-19
LM339x2	4	30	0.5	5	0	3.5	6	0.3	Octal, general purpose differential	7-41
LM393	4	36	1	5	0		6	0.3	Dual, general purpose differential	7-27
LM2901	4	30	0.8	7	0		6	0.3	Quad, general purpose differential	7-19
LM2903	2	36	1	7	0		6	0.3	Dual, general purpose differential	7-27
LM3302	2	28	0.2	20	0	3.5	6	0.3	Quad, general purpose differential	7-45
LP111	4	30	0.3	7.5	-14.5	13.5		1.2	Single, low-power, strobed differential	7-49
LP211	4	30	0.3	7.5	-14.5	13.5		1.2	Single, low-power, strobed differential	7-49
LP239	5	30	0.1	±5	0			1.3	Quad, low-power, general purpose differential	7-53
LP311	4	30	0.3	7.5	-14.5	13.5		1.2	Single, low-power, strobed differential	7-49
LP339	5	30	0.1	±5	0			1.3	Quad, low-power, general purpose differential	7-53
LP2901	5	30	0.1	±5	0			1.3	Quad, low-power, general purpose differential	7-53
TL193	2	7	0.8	5	0	3.8	6	0.2	Dual, general purpose differential	7-59
TL293	2	7	0.8	5	0	3.8	6	0.2	Dual, general purpose differential	7-59
TL393	2	7	0.8	5	0	3.8	6	0.2	Dual, general purpose differential	7-59
TL712	4.75	5.25	20	5+	0	5	16	0.025	Differential	7-65
TL714	4.75	5.25	12	10+	0	5	16	0.006	High-speed differential	7-69
TL3016†	-7	7	12.5	3	-3.75	3.5			Ultra-fast low-power precision	7-73
TL3116†	-7	7	14.7	3	-5	2.5			Ultra-fast low-power precision	7-83
TLC139	3	16	0.08	5	0				Quad, micropower, LinCMOS	7-93
TLC339	3	16	0.08	5	0				Quad, micropower, LinCMOS	7-93
TLC352	1.4	16	0.15	5	0	4	6	0.2	Dual, low voltage, LinCMOS differential	7-109
TLC354	1.4	16	0.15	5	0	4	6	0.2	Quad, low voltage, LinCMOS differential	7-117
TLC371	3	16	0.15	5	0	4	6	0.2	Single general purpose LinCMOS differential	7-127
TLC372	3	16	0.15	5	0	4	6	0.2	Dual general purpose LinCMOS differential	7-137

† This device is in the Advanced Information stage of development.

COMPARATORS (Listed Alphanumerically) (continued)

DEVICE	V _{DD} /V _{CC} (V) min	V _{DD} /V _{CC} (V) max	I _{DD} /I _{CC} (mA per channel) max	V _{IO} (mV) max	V _{ICR} (V) min	V _{ICR} (V) max	I _{OL} (mA) min	t _{RESP} (μ s) low-to-high	DESCRIPTION	PAGE NO.
TLC374	3	16	0.15	5	0	4	6	0.2	Quad general purpose LinCMOS differential	7-149
TLC393	3	16	0.02	5	0	4	6	1.1	Dual, micropower, LinCMOS voltage	7-161
TLC3702	3	16	0.02	5	0	4	4	1.1	Dual, micropower, push-pull outputs, LinCMOS voltage	7-177
TLC3704	3	16	0.02	5	0	4	4	1.1	Quad, micropower, push-pull outputs, LinCMOS voltage	7-199
TLV1391	2	7	0.150	5	0	3.8	0.600	0.65	Single differential	7-223
TLV1393	2	7	0.125	5	0	1.8	0.5	0.7	Dual low-voltage, low power differential	7-235
TLV2352	2	8	0.125	5	0	2	6	0.2	Dual low voltage LinCMOS differential	7-251
TLV2354	2	8	0.125	5	0	2	6	0.2	Quad low voltage LinCMOS differential	7-265
TLV2393	2	7	0.65	5	0	1.8	4	0.45	Dual low voltage differential	7-235

COMPARATORS — PACKAGE AND TEMPERATURE AVAILABILITY

DEVICE	D	DB	DBV	FK	J	JG	N	P	PW	U	W	Y(CHIP)
LM111				(20)□	(14)□	(8)□				(10)□		
LM139	(14)□				(14)□		(14)□				(14)□	
LM139A	(14)□			(20)□	(14)□		(14)□					
LM193	(8)□			(20)□		(8)□		(8)□				
LM211	(8)¶							(8)¶				
LM239	(14)§						(14)§					
LM239A	(14)§						(14)§					
LM2901	(14)*	(14)*							(14)*			
LM2901Q	(14)*						(14)*					
LM2903	(8)*	(8)*						(8)*	(8)*			
LM2903Q	(8)*							(8)*				
LM293	(8)§							(8)§				
LM293A	(8)§							(8)§				
LM306	(8)†							(8)†				
LM311	(8)†	(8)†						(8)†	(8)†			Y
LM3302	(14)¶				(14)¶		(14)¶					
LM339	(14)†	(14)†					(14)†		(14)†			Y
LM339A	(14)†						(14)†					Y
LM339x2		(30)†										
LM393	(8)†	(8)†						(8)†	(8)†			Y
LM393A	(8)†							(8)†				Y
LP111				(20)□		(8)□						
LP211	(8)§					(8)§		(8)§				
LP239	(14)§				(14)§		(14)§					
LP2901	(14)¶				(14)¶		(14)¶					
LP311	(8)†					(8)†		(8)†				
LP339	(14)†				(14)†		(14)†					
TL393	(8)#							(8)#	(8)#			Y
TL712	(8)C					(8)C		(8)C	(8)C			
TL714	(8)C							(8)C				
TL3016	(8)C,I								(8)C,I			Y
TL3116	(8)C,I								(8)C,I			Y
TLC139				(20)M	(14)M							

SYMBOLS:

Y = 25°C,
= -40°C to 105°C

C or † = 0°C to 70°C
Q or * = -40°C to 125°C

§ = -25°C to 85°C
M or □ = -55°C to 125°C

¶ or ¶ = -40°C to 85°C

COMPARATORS — PACKAGE AND TEMPERATURE AVAILABILITY (continued)

DEVICE	D	DB	DBV	FK	J	JG	N	P	PW	U	W	Y(CHIP)
TLC339	(14)C,I,Q,M						(14)C,I,Q,M					
TLC352	(8)C,I			(20)M		(8)M		(8)C,I				
TLC354	(14)C,I,M						(14)C,I,M		(14)C			Y
TLC371	(8)C,I,M							(8)C,I,M				Y
TLC372	(8)C,I,Q,M			(20)M		(8)M		(8)C,I,Q,M	(8)C			Y
TLC374	(14)C,I,M,Q			(20)M	(14)M		(14)C,I,M,Q		(14)C			
TLC393	(8)C,I,M			(20)M		(8)M		(8)C,I,M				
TLC3702	(8)C,I			(20)M		(8)Q,M		(8)C,I				
TLC3704	(14)C,I			(20)M	(14)Q,M		(14)C,I					
TLV1391			(5)C,I									Y
TLV1393	(8)#							(8)#	(8)#			Y
TLV2352	(8)I							(8)I	(8)I			Y
TLV2354	(14)I						(14)I		(14)I			Y
TLV2393	(8)#							(8)#	(8)#			Y
SYMBOLS: Y = 25°C, C or † = 0°C to 70°C § = -25°C to 85°C I or ¶ = -40°C to 85°C # = -40°C to 105°C Q or * = -40°C to 125°C M or □ = -55°C to 125°C												

COMPARATOR CROSS-REFERENCE GUIDE

Replacements are based on similarity of electrical and mechanical characteristics shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and the buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained herein.

Manufacturers are arranged in alphabetical order.

LINEAR TECHNOLOGY			
PART NO.	DIRECT TI REPLACEMENT	SUGGESTED TI REPLACEMENT	PAGE NO.
LT1017		TLC352	7-109
		TLC3702	7-177
LT1018		TLC352	7-109
		TLC3702	7-177
NATIONAL			
LM311	LM311		7-3
LM339	LM339		7-19
		TLC339	7-93
LM393	LM393		7-27
		TLC393	7-161
LM2901	LM2901		7-19
		TLC339	7-93
LM3302	LM3302		7-45
LP339	LP339		7-53
		TLC339	7-93
PMI			
CMP04F		LM339	7-19
		LM2901	7-19
		LM3302	7-45
		TLC339	7-93

COMPARATOR GLOSSARY

α_{IIO} Average Temperature Coefficient of Input Offset Current

The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{IIO} = \frac{\left(I_{IO} \text{ at } T_{A(1)} \right) - \left(I_{IO} \text{ at } T_{A(2)} \right)}{T_{A(1)} - T_{A(2)}}$$

where $T_{A(1)}$ and $T_{A(2)}$ are the specified temperature extremes.

α_{VIO} Average Temperature Coefficient of Input Offset Voltage

The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \frac{\left(V_{IO} \text{ at } T_{A(1)} \right) - \left(V_{IO} \text{ at } T_{A(2)} \right)}{T_{A(1)} - T_{A(2)}}$$

where $T_{A(1)}$ and $T_{A(2)}$ are the specified temperature extremes.

A_{VD} Differential Voltage Amplification

The ratio of the change in output to the change in differential input voltage producing it with the common-mode input voltage held constant

CMRR

See k_{CMR}

I_{CC+} , I_{CC-} Supply Current

The current into the V_{CC+} or V_{CC-} terminal of an integrated circuit

$I_{IH(S)}$ High-Level Strobe Current

The current flowing into or out of † the strobe at a high-level voltage

I_{IB} Input Bias Current

The average of the currents into the two input terminals with the output at the specified level

$I_{IL(S)}$ Low-Level Strobe Current

The current flowing out of † the strobe at a low-level voltage

I_{IO} Input Offset Current

The difference between the currents into the two input terminals with the output at the specified level

I_{OH} High-Level Output Current

The current into an output with input conditions applied that according to the product specification will establish a high level at the output.

I_{OL} Low-Level Output Current

The current into an output with input conditions applied that according to the product specification will establish a low level at the output.

k_{CMR} or CMRR Common-Mode Rejection Ratio

The ratio of differential voltage amplification to common-mode voltage amplification.

NOTE: This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

† Current out of a terminal is given as a negative value.

-
- P_D Total Power Dissipation**
The total dc power supplied to the device less any power delivered from the device to a load.
NOTE: At no load: $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$.
- r_o Output Resistance**
The resistance between an output terminal and ground
- V_{IC} Common-Mode Input Voltage**
The average of the two input voltages
- V_{ICR} Common-Mode Input Voltage Range**
The range of common-mode input voltage that if exceeded may cause the comparator to cease functioning properly.
- V_{ID} Differential Input Voltage**
The voltage at the noninverting input with respect to the inverting input
- V_{ID} Differential Input Voltage Range**
The range of voltage between the two input terminals that if exceeded may cause the comparator to cease functioning properly.
- V_I Input Voltage Range**
The range of voltage that if exceeded at either input terminal may cause the comparator to cease functioning properly.
- $V_{IH(S)}$ High-Level Strobe Voltage**
For a device having an active-low strobe, a voltage within that range is guaranteed not to interfere with the operation of the comparator.
- $V_{IL(S)}$ Low-Level Strobe Voltage**
For a device having an active-low strobe, a voltage within the range that is guaranteed to force the output high or low, as specified, independently of the differential inputs.
- V_{IO} Input Offset Voltage**
The dc voltage that must be applied between the input terminals to force the quiescent dc output voltage to the specified level.
- V_{OH} High-Level Output Voltage**
The voltage at an output with input conditions applied that according to the product specification will establish a high level at the output.
- V_{OL} Low-Level Output Voltage**
The voltage at an output with input conditions applied that according to the product specification will establish a low level at the output.
- Response Time**
The interval between the application of an input step function and the instant the output crosses the logic threshold voltage.
NOTE: The input step drives the comparator from some initial condition sufficient to saturate the output (or in the case of high-to-low-level response time, to turn the output off) to an input level just barely in excess of that required to bring the output back to the logic threshold voltage. This excess is referred to as the voltage overdrive.
- Strobe Release Time**
The time required for the output to rise to the logic threshold voltage after the strobe terminal has been driven from its active logic level to its inactive logic level.
-

SPECIAL FUNCTIONS SELECTION GUIDE

PRECISION TIMERS

DEVICE	I _{DD} /I _{CC} (mA)	TIMING		T _A	PACKAGES	DESCRIPTION	PAGE NO.
		TO	FROM				
NE555	±200	10 μs	Hours	0°C to 70°C	D, P, Y	Single bipolar timer	
NE556	±200	10 μs	Hours	0°C to 70°C	D, N	Dual bipolar timer	
SA555	±200	10 μs	Hours	-40°C to 85°C	D, P	Single bipolar timer	
SA556	±200	10 μs	Hours	-40°C to 85°C	D, N	Dual bipolar timer	
SE555	±200	1 μs	Hours	-55°C to 125°C	D, FK, JG, P	Single bipolar timer	
SE555C	±200	1 μs	Hours	-55°C to 125°C	D, FK, JG, P	Single bipolar timer	
SE556	±200	1 μs	Hours	-55°C to 125°C	D, FK, J, N	Dual bipolar timer	
SE556C	±200	1 μs	Hours	-55°C to 125°C	D, FK, J, N	Dual bipolar timer	
TLC551	100 -10†	1 μs	Hours	0°C to 70°C	D, P, Y	Single LinCMOS high-speed timer	
TLC552	100 -10†	1 μs	Hours	0°C to 70°C	D, N	Dual LinCMOS high-speed timer	
TLC555	100 -10	1 μs	Hours	0°C to 70°C -40°C to 85°C -55°C to 125°C	D, FK, JG, P, Y	Single LinCMOS high-speed timer	
TLC556	100 -10	1 μs	Hours	0°C to 70°C -40°C to 85°C -55°C to 125°C	D, FK, J, N	Dual LinCMOS high-speed timer	

† This parameter is at 1-V operation.

VIDEO AMPLIFIERS

DEVICE	V _{DD} /V _{CC} (V) min max	I _{DD} /I _{CC} (mA per channel) typ	BW (MHz)	t _{r(video)} / t _{f(video)} (ns)	A _V (V/V) (max)	DESCRIPTION	PAGE NO.
TLS1233	11 to 13	84	100	3.5	7.8	video preamplifier system	
TLS1255	11 to 13	110	100	3.5	7.6	Video preamplifier system	
μA733			200	2.5	12	Video amplifier with internal frequency compensation	

General Information (Volume A)	1
Audio Power Amplifiers	2
Operational Amplifiers	3
Mechanical Data	4
General Information (Volume B)	5
Operational Amplifiers (Continued)	6
Comparators	7
Special Functions	8
Mechanical Data	9

Operational Amplifiers (Continued)

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

- Supply Current . . . 230 μ A Max
- High Unity-Gain Bandwidth . . . 2 MHz Typ
- High Slew Rate . . . 0.45 V/ μ s Min
- Supply-Current Change Over Military Temp Range . . . 10 μ A Typ at $V_{CC} \pm \pm 15$ V
- Specified for Both 5-V Single-Supply and ± 15 -V Operation
- Phase-Reversal Protection
- High Open-Loop Gain . . . 6.5 V/ μ V (136 dB) Typ
- Low Offset Voltage . . . 100 μ V Max
- Offset Voltage Drift With Time 0.005 μ V/mo Typ
- Low Input Bias Current . . . 50 nA Max
- Low Noise Voltage . . . 19 nV/ $\sqrt{\text{Hz}}$ Typ

description

The TLE202x, TLE202xA, and TLE202xB devices are precision, high-speed, low-power operational amplifiers using a new Texas Instruments Excalibur process. These devices combine the best features of the OP21 with highly improved slew rate and unity-gain bandwidth.

The complementary bipolar Excalibur process utilizes isolated vertical pnp transistors that yield dramatic improvement in unity-gain bandwidth and slew rate over similar devices.

The addition of a bias circuit in conjunction with this process results in extremely stable parameters with both time and temperature. This means that a precision device remains a precision device even with changes in temperature and over years of use.

This combination of excellent dc performance with a common-mode input voltage range that includes the negative rail makes these devices the ideal choice for low-level signal conditioning applications in either single-supply or split-supply configurations. In addition, these devices offer phase-reversal protection circuitry that eliminates an unexpected change in output states when one of the inputs goes below the negative supply rail.

A variety of available options includes small-outline and chip-carrier versions for high-density systems applications.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TLE2021 AVAILABLE OPTIONS

T _A	V _{IOmax} AT 25°C	PACKAGED DEVICES						CHIP FORM§ (Y)
		SMALL OUTLINE† (D)	SSOP‡ (DB)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP‡ (PW)	
0°C to 70°C	200 µV 500 µV	TLE2021ACD TLE2021CD	TLE2021CDBLE	—	—	TLE2021ACP TLE2021CP	— TLE2021CPWLE	— TLE2021Y
-40°C to 85°C	200 µV 500 µV	TLE2021AID TLE2021ID	—	—	—	TLE2021AIP TLE2021IP	—	—
-55°C to 125°C	100 µV 200 µV 500 µV	— TLE2021AMD TLE2021MD	—	TLE2021BMFK TLE2021AMFK TLE2021MFK	TLE2021BMJG TLE2021AMJG TLE2021MJG	— TLE2021AMP TLE2021MP	—	—

† The D packages are available taped and reeled. To order a taped and reeled part, add the suffix R (e.g., TLE2021CDR).

‡ The DB and PW packages are only available left-end taped and reeled.

§ Chip forms are tested at 25°C only.

TLE2022 AVAILABLE OPTIONS

T _A	V _{IOmax} AT 25°C	PACKAGED DEVICES						CHIP FORM§ (Y)
		SMALL OUTLINE† (D)	SSOP‡ (DB)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP‡ (PW)	
0°C to 70°C	150 µV 300 µV 500 µV	TLE2022BCD TLE2022ACD TLE2022CD	— — TLE2022CDBLE	—	—	— TLE2022ACP TLE2022CP	— — TLE2022CPWLE	— — TLE2022Y
-40°C to 85°C	150 µV 300 µV 500 µV	TLE2022BID TLE2022AID TLE2022ID	—	—	—	— TLE2022AIP TLE2022IP	—	—
-55°C to 125°C	150 µV 300 µV 500 µV	— TLE2022AMD TLE2022MD	—	— TLE2022AMFK TLE2022MFK	TLE2022BMJG TLE2022AMJG TLE2022MJG	— TLE2022AMP TLE2022MP	—	—

† The D packages are available taped and reeled. To order a taped and reeled part, add the suffix R (e.g., TLE2022CDR).

‡ The DB and PW packages are only available left-end taped and reeled.

§ Chip forms are tested at 25°C only.

TLE2024 AVAILABLE OPTIONS

T _A	V _{IOmax} AT 25°C	PACKAGED DEVICES				CHIP FORM† (Y)
		SMALL OUTLINE (DW)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	
0°C to 70°C	500 µV 750 µV 1000 µV	TLE2024BCDW TLE2024ACDW TLE2024CDW	—	—	TLE2024BCN TLE2024ACN TLE2024CN	— — TLE2024Y
-40°C to 85°C	500 µV 750 µV 1000 µV	TLE2024BIDW TLE2024AIDW TLE2024IDW	—	—	TLE2024BIN TLE2024AIN TLE2024IN	—
-55°C to 125°C	500 µV 750 µV 1000 µV	TLE2024BMDW TLE2024AMDW TLE2024MDW	TLE2024BMFK TLE2024AMFK TLE2024MFK	TLE2024BMJ TLE2024AMJ TLE2024MJ	TLE2024BMN TLE2024AMN TLE2024MN	—



† Chip forms are tested at 25°C only.





TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

description (continued)




NC – No internal connection



NC – No internal connection

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997




NC – No internal connection

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 - FEBRUARY 1997

TLE2021Y chip information

This chip, when properly assembled, display characteristics similar to the TLE2021. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.




**TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS**

SLOS191 – FEBRUARY 1997

TLE2022Y chip information

This chip, when properly assembled, displays characteristics similar to TLE2022. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.




TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TLE2024Y chip information


This chip, when properly assembled, displays characteristics similar to the TLE2024. Thermal compression or ultrasonic bonding may be used on the doped aluminum-bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT			
COMPONENT	TLE2021	TLE2022	TLE2024
Transistors	40	80	160
Resistors	7	14	28
Diodes	4	8	16
Capacitors	4	8	16

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	20 V
Supply voltage, V_{CC-} (see Note 1)	-20 V
Differential input voltage, V_{ID} (see Note 2)	± 0.6 V
Input voltage range, V_I (any input, see Note 1)	$\pm V_{CC}$
Input current, I_I (each input)	± 1 mA
Output current, I_O (each output): TLE2021	± 20 mA
TLE2022	± 30 mA
TLE2024	± 40 mA
Total current into V_{CC+}	80 mA
Total current out of V_{CC-}	80 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 85°C
M suffix	-55°C to 125°C
Storage temperature range, T_{stg}	-65°C to 150°C
Case temperature for 60 seconds, T_C : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, DP, P, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$. Excessive current flows if a differential input voltage in excess of approximately ± 600 mV is applied between the inputs unless some limiting resistance is used.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING	POWER RATING
D-8	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
DB-8	525 mW	4.2 mW/°C	336 mW	—	—
DW-16	1025 mW	8.2 mW/°C	656 mW	533 mW	205 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J-14	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG-8	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
N-14	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW
P-8	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW
PW-8	525 mW	4.2 mW/°C	336 mW	—	—

recommended operating conditions

		C SUFFIX		I SUFFIX		M SUFFIX		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V_{CC}		± 2	± 20	± 2	± 20	± 2	± 20	V
Common-mode input voltage, V_{IC}	$V_{CC} = \pm 5$ V	0	3.5	0	3.2	0	3.2	V
	$V_{CC} = \pm 15$ V	-15	13.5	-15	13.2	-15	13.2	
Operating free-air temperature, T_A		0	70	-40	85	-55	125	°C




TLE2021 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2021C			TLE2021AC			TLE2021BC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	120 600			100 300			80 200			μV
		Full range	850			600			300			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	0.005			0.005			0.005			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.2 6			0.2 6			0.2 6			nA
		Full range	10			10			10			
I_{IB} Input bias current		25°C	25 70			25 70			25 70			nA
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 -0.3 3.5 to 4			0 -0.3 3.5 to 4			0 -0.3 3.5 to 4			V
		Full range	0 to 3.5			0 to 3.5			0 to 3.5			
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$	25°C	4 4.3			4 4.3			4 4.3			V
V_{OL} Low-level output voltage		Full range	3.9			3.9			3.9			
		25°C	0.7 0.8			0.7 0.8			0.7 0.8			V
		Full range	0.85			0.85			0.85			
		A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\text{ V to }4\text{ V}, R_L = 10\ \text{k}\Omega$	25°C	0.3 1.5			0.3 1.5			0.3 1.5	
		Full range	0.3			0.3			0.3			
		$CMRR$ Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	85 110			85 110			85 110	
		Full range	80			80			80			
		k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC} = 5\text{ V to }30\text{ V}$	25°C	105 120			105 120			105 120	
		Full range	100			100			100			
		I_{CC} Supply current	$V_O = 2.5\text{ V},$ No load	25°C	170 230			170 230			170 230	
		Full range		230			230			230		
		ΔI_{CC} Supply-current change over operating temperature range		Full range	5			5			5	

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS
 SIL05191 - FEBRUARY 1997

TLE2021 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2021C			TLE2021AC			TLE2021BC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	120		500	80		200	40		100	μV
		Full range	750			500			200			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	0.006			0.006			0.006			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.2		6	0.2		6	0.2		6	nA
	Full range	10			10			10				
I_{IB} Input bias current		25°C	25		70	25		70	25		70	nA
		Full range	90			90			90			
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	-15 to 13.5	-15.3 to 14		-15 to 13.5	-15.3 to 14		-15 to 13.5	-15.3 to 14		V
		Full range	-15 to 13.5			15 to 13.5			15 to 13.5			
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	14	14.3		14	14.3		14	14.3		V
		Full range	13.9			13.9			13.9			
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1		-13.7	-14.1		-13.7	-14.1		V
		Full range	-13.7			-13.7			-13.7			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\text{ V}, R_L = 10\ \text{k}\Omega$	25°C	1	6.5		1	6.5		1	6.5		$\text{V}/\mu\text{V}$
		Full range	1			1			1			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR}\ \text{min}, R_S = 50\ \Omega$	25°C	100	115		100	115		100	115		dB
		Full range	96			96			96			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC} = \pm 2.5\text{ V to } \pm 15\text{ V}$	25°C	105	120		105	120		105	120		dB
		Full range	100			100			100			
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	200		300	200		300	200		300	μA
		Full range	300			300			300			
ΔI_{CC} Supply-current change over operating temperature range		Full range	6			6			6			μA

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2022 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2022C			TLE2022AC			TLE2022BC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	600			400			250			μV
		Full range	800			550			400			
α_{VIO} Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.005			0.005			0.005			$\mu\text{V}/\text{mo}$
		Full range	0.005			0.005			0.005			
I_{IO} Input offset current		25°C	0.5	6		0.4	6		0.3	6		nA
		Full range	10			10			10			
I_{IB} Input bias current	25°C	35	70		33	70		30	70		nA	
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4	V	
		Full range	0 to 3.5			0 to 3.5			0 to 3.5			
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$	25°C	4	4.3		4	4.3		4	4.3	V	
		Full range	3.9			3.9			3.9			
V_{OL} Low-level output voltage		25°C	0.7 0.8			0.7 0.8			0.7 0.8			V
		Full range	0.85			0.85			0.85			
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\text{ V to }4\text{ V}, R_L = 10\ \text{k}\Omega$	25°C	0.3	1.5		0.4	1.5		0.5	1.5	$\text{V}/\mu\text{V}$	
		Full range	0.3			0.4			0.5			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}, R_S = 50\ \Omega$	25°C	85	100		87	102		90	105	dB	
		Full range	80			82			85			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC} \pm \Delta V_{IO}$)	$V_{CC} = 5\text{ V to }30\text{ V}$	25°C	100	115		103	118		105	120	dB	
		Full range	95			98			100			
I_{CC} Supply current	$V_O = 2.5\text{ V}, \text{ No load}$	25°C	450	600		450	600		450	600	μA	
		Full range	600			600			600			
ΔI_{CC} Supply current change over operating temperature range		Full range	7			7			7			μA

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2022 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2022C			TLE2022AC			TLE2022BC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	150		500	120		300	70		150	μV
		Full range	700			450			300			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu V/^\circ C$
Input offset voltage long-term drift (see Note 4)		25°C	0.006			0.006			0.006			$\mu V/mo$
I_{IO} Input offset current		25°C	0.5		6	0.4		6	0.3		6	nA
		Full range	10			10			10			
I_{IB} Input bias current	25°C	35		70	33		70	30		70	nA	
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14			V	
		Full range	-15 to 13.5		-15 to 13.5		-15 to 13.5					
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	14	14.3	14	14.3	14	14.3			V	
		Full range	13.9			13.9			13.9			
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1	-13.7	-14.1	-13.7	-14.1			V	
		Full range	-13.7			-13.7			-13.7			
AVD Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	0.8	4	1	7	1.5	10			V/ μV	
		Full range	0.8			1			1.5			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	95	106	97	109	100	112			dB	
		Full range	91			93			96			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5$ V to ± 15 V	25°C	100	115	103	118	105	120			dB	
		Full range	95			98			100			
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	550		700	550		700	550		700	μA
		Full range	700			700			700			
ΔI_{CC} Supply current change over operating temperature range		Full range	9			9			9			μA

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2024 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2024C			TLE2024AC			TLE2024BC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0,$ $R_S = 50\ \Omega$	25°C	1100			850			600			μV
		Full range	1300			1050			800			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.005			0.005			0.005			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.6	6		0.5	6		0.4	6		nA
		Full range	10			10			10			
I_{IB} Input bias current	25°C	45	70		40	70		35	70		nA	
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	V	
		Full range	0 to 3.5		0 to 3.5		0 to 3.5		0 to 3.5			
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$	25°C	3.9	4.2		3.9	4.2		4	4.3		V
		Full range	3.7			3.7			3.8			
V_{OL} Low-level output voltage		25°C	0.7		0.8	0.7		0.8	0.7		0.8	V
		Full range	0.95			0.95			0.95			
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\ \text{V to } 4\ \text{V},$ $R_L = 10\ \text{k}\Omega$	25°C	0.2	1.5		0.3	1.5		0.4	1.5		$\text{V}/\mu\text{V}$
		Full range	0.1			0.1			0.1			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50\ \Omega$	25°C	80	90		82	92		85	95		dB
		Full range	80			82			85			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC} = 5\ \text{V to } 30\ \text{V}$	25°C	98	112		100	115		103	117		dB
		Full range	93			95			98			
I_{CC} Supply current	$V_O = 2.5\ \text{V},$ No load	25°C	800	1200		800	1200		800	1200		μA
		Full range	1200			1200			1200			
ΔI_{CC} Supply current change over operating temperature range		Full range	15			15			15			μA

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2024 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2024C			TLE2024AC			TLE2024BC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1000			750			500			μV
		Full range	1200			950			700			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.006			0.006			0.006			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.6 6			0.5 6			0.4 6			nA
		Full range	10			10			10			
I_{IB} Input bias current	25°C	50 70			45 70			40 70			nA	
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14			V	
		Full range	-15 to 13.5		-15 to 13.5		-15 to 13.5					
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	13.8	14.1	13.9	14.2	14	14.3			V	
		Full range	13.7		13.8		13.9					
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1	-13.7	-14.1	-13.7	-14.1			V	
		Full range	-13.6		-13.6		-13.6					
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	0.4	2	0.8	4	1	7			$\text{V}/\mu\text{V}$	
		Full range	0.4		0.8		1					
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	92	102	94	105	97	108			dB	
		Full range	88		90		93					
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V to } \pm 15\ \text{V}$	25°C	98	112	100	115	103	117			dB	
		Full range	93		95		98					
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	1050 1400		1050 1400		1050 1400				μA	
		Full range	1400		1400		1400					
ΔI_{CC} Supply current change over operating temperature range		Full range	20		20		20				μA	

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.


TLE2021 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2021I			TLE2021AI			TLE2021BI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		120	600		100	300		80	200	μV
		Full range			950			600			300	
α_{VIO} Temperature coefficient of input offset voltage		Full range		2			2			2	$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0, R_S = 50\ \Omega$	25°C		0.005			0.005			0.005	$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C		0.2	6		0.2	6		0.2	6	nA
I_{IB} Input bias current		25°C		25	70		25	70		25	70	nA
		Full range			90			90			90	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4	V	
		Full range	-15 to 3.2			15 to 3.2			0 to 3.2			
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$	25°C	4	4.3		4	4.3		4	4.3	V	
		Full range	3.9			3.9			3.9			
V_{OL} Low-level output voltage		25°C		0.7	0.8		0.7	0.8		0.7	0.8	V
		Full range			0.9			0.9			0.9	
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\ \text{V to } 4\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	0.3	1.5		0.3	1.5		0.3	1.5	$\text{V}/\mu\text{V}$	
		Full range	0.25			0.25			0.25			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR}\ \text{min}, R_S = 50\ \Omega$	25°C	85	110		85	110		85	110	dB	
		Full range	80			80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC} = 5\ \text{V to } 30\ \text{V}$	25°C	105	120		105	120		105	120	dB	
		Full range	100			100			100			
I_{CC} Supply current	$V_O = 2.5\ \text{V},$ No load	25°C		170	230		170	230		170	230	μA
		Full range			230			230			230	
ΔI_{CC} Supply-current change over operating temperature range		Full range		6			6			6	μA	

† Full range is -40°C to 85°C .NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2021 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2021I			TLE2021AI			TLE2021BI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		120	500		80	200		40	100	μV
		Full range			850			500			200	
α_{VIO} Temperature coefficient of input offset voltage		Full range		2			2			2	$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0, R_S = 50\ \Omega$	25°C		0.006			0.006			0.006	$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C		0.2	6		0.2	6		0.2	6	nA
		Full range			10			10			10	
I_{IB} Input bias current		25°C		25	70		25	70		25	70	nA
	Full range			90			90			90		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	-15 to 13.5	-15.3 to 14		-15 to 13.5	-15.3 to 14		-15 to 13.5	-15.3 to 14	V	
		Full range	-15 to 3.2			15 to 3.2			15 to 3.2			
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C		14	14.3		14	14.3		14	14.3	V
		Full range		13.9			13.9			13.9		
V_{OM-} Maximum negative peak output voltage swing		25°C		-13.7	-14.1		-13.7	-14.1		-13.7	-14.1	V
		Full range		-13.6			-13.6			-13.6		
A_{VD} Large-signal differential voltage amplification	$V_O = 10\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C		1	6.5		1	6.5		1	6.5	$\text{V}/\mu\text{V}$
		Full range		0.75			0.75			0.75		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\ \text{min}}, R_S = 50\ \Omega$	25°C		100	115		100	115		100	115	dB
		Full range		96			96			96		
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC} \pm \pm 2.5\ \text{V}$ to $\pm 15\ \text{V}$	25°C		105	120		105	120		105	120	dB
		Full range		100			100			100		
I_{CC} Supply current	$V_O = 0\ \text{V}, \text{No load}$	25°C		200	300		200	300		200	300	μA
		Full range			300			300			300	
ΔI_{CC} Supply-current change over operating temperature range		Full range		7			7			7	μA	

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2022 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2022I			TLE2022AI			TLE2022BI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	600			400			250			μV
		Full range	800			550			400			
αV_{IO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.005			0.005			0.005			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5 6			0.4 6			0.3 6			nA
		Full range	10			10			10			
I_{IB} Input bias current	25°C	35 70			33 70			30 70			nA	
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	V	
		Full range	0 to 3.2		0 to 3.2		0 to 3.2		0 to 3.2			
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$	25°C	4	4.3	4	4.3	4	4.3	4	4.3	V	
		Full range	3.9		3.9		3.9		3.9			
V_{OL} Low-level output voltage		25°C	0.7 0.8			0.7 0.8			0.7 0.8			V
		Full range	0.9			0.9			0.9			
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\text{ V to }4\text{ V}, R_L = 10\ \text{k}\Omega$	25°C	0.3	1.5	0.4	1.5	0.5	1.5			$\text{V}/\mu\text{V}$	
		Full range	0.2		0.2		0.2					
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}, R_S = 50\ \Omega$	25°C	85	100	87	102	90	105			dB	
		Full range	80		82		85					
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = 5\text{ V to }30\text{ V}$	25°C	100	115	103	118	105	120			dB	
		Full range	95		98		100					
I_{CC} Supply current	$V_O = 2.5\text{ V},$ No load	25°C	450 600			450 600			450 600			μA
		Full range	600			600			600			
ΔI_{CC} Supply current change over operating temperature range		Full range	15			15			15			μA

† Full range is -40°C to 85°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2022 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2022I			TLE2022AI			TLE2022BI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	150 500			120 300			70 150			μV
		Full range	700			450			300			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.006			0.006			0.006			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5 6			0.4 6			0.3 6			nA
		Full range	10			10			10			
I_{IB} Input bias current	25°C	35 70			33 70			30 70			nA	
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	V			
		Full range	-15 to 13.2		-15 to 13.2		-15 to 13.2					
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	14	14.3	14	14.3	14	14.3	V			
		Full range	13.9		13.9		13.9					
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1	-13.7	-14.1	-13.7	-14.1	V			
		Full range	-13.6		-13.6		-13.6					
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	0.8	4	1	7	1.5	10	$\text{V}/\mu\text{V}$			
		Full range	0.8		1		1.5					
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	95	106	97	109	100	112	dB			
		Full range	91		93		96					
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC} \pm / \Delta V_{IO}$)	$V_{CC} = \pm 2.5\ \text{V to } \pm 15\ \text{V}$	25°C	100	115	103	118	105	120	dB			
		Full range	95		98		100					
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	550 700		550 700		550 700		μA			
		Full range	700		700		700					
ΔI_{CC} Supply current change over operating temperature range		Full range	30		30		30		μA			

† Full range is -40°C to 85°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2024 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2024I			TLE2024AI			TLE2024BI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1100			850			600			μV
		Full range	1300			1050			800			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.005			0.005			0.005			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.6	6	0.5	6	0.4	6	nA			
		Full range	10			10						
I_{IB} Input bias current	25°C	45	70	40	70	35	70	nA				
	Full range	90			90							
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	V			
		Full range	0 to 3.2	to	0 to 3.2	to	0 to 3.2	to				
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	3.9	4.2	3.9	4.2	4	4.3	V			
Full range		3.7			3.8							
V_{OM-} Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	0.7 0.8		0.7 0.8		0.7 0.8		V			
Full range		0.95			0.95							
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\text{ V to }4\text{ V}, R_L = 10\ \text{k}\Omega$	25°C	0.2	1.5	0.3	1.5	0.4	1.5	$\text{V}/\mu\text{V}$			
		Full range	0.1			0.1						
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	80	90	82	92	85	95	dB			
		Full range	80			85						
kSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V}$	25°C	98	112	100	115	103	117	dB			
		Full range	93			98						
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	800	1200	800	1200	800	1200	μA			
Full range		1200			1200							
ΔI_{CC} Supply current change over operating temperature range	$V_O = 0, \text{ No load}$	Full range	30			30			μA			

† Full range is -40°C to 85°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2024 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2024I			TLE2024AI			TLE2024BI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	1000			750			500			μ V
		Full range	1200			950			700			
α_{VIO} Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	Full range	2			2			2			μ V/°C
Input offset voltage long-term drift (see Note 4)		25°C	0.006			0.006			0.006			μ V/mo
I_{IO} Input offset current		25°C	0.6	6	0.5	6	0.4	6	nA			
		Full range	10			10			10			
I_{IB} Input bias current	25°C	50	70	45	70	40	70	nA				
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	V			
		Full range	-15 to 13.2		-15 to 13.2		-15 to 13.2					
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	13.8	14.1	13.9	14.2	14	14.3	V			
		Full range	13.7			13.8						
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1	-13.7	-14.1	-13.7	-14.1	V			
		Full range	-13.6			-13.6						
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	0.4	2	0.8	4	1	7	V/ μ V			
		Full range	0.4			0.8						
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	92	102	94	105	97	108	dB			
		Full range	88			90						
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5$ V to ± 15 V	25°C	98	112	100	115	103	117	dB			
		Full range	93			95						
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	1050	1400	1050	1400	1050	1400	μ A			
		Full range	1400			1400						
ΔI_{CC} Supply current change over operating temperature range		Full range	50			50			50			μ A

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.


TLE2021 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2021M			TLE2021AM			TLE2021BM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C		120	600		100	300		80	200	μV
		Full range			1100			600			300	
α_{VIO} Temperature coefficient of input offset voltage		Full range		2			2			2		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.005			0.005			0.005		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.2	6		0.2	6		0.2	6	nA
		Full range			10			10			10	
I_{IB} Input bias current	25°C		25	70		25	70		25	70	nA	
	Full range			90			90			90		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4	V	
		Full range	0 to 3.2			0 to 3.2			0 to 3.2			
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$	25°C	4	4.3		4	4.3		4	4.3	V	
		Full range	3.8			3.8			3.8			
V_{OL} Low-level output voltage		25°C		0.7	0.8		0.7	0.8		0.7	0.8	V
		Full range			0.95			0.95			0.95	
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\text{ V to }4\text{ V}, R_L = 10\ \text{k}\Omega$	25°C	0.3	1.5		0.3	1.5		0.3	1.5	$\text{V}/\mu\text{V}$	
		Full range	0.1			0.1			0.1			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	85	110		85	110		85	110	dB	
		Full range	80			80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = 5\text{ V to }30\text{ V}$	25°C	105	120		105	120		105	120	dB	
		Full range	100			100			100			
I_{CC} Supply current	$V_O = 2.5\text{ V},$ No load	25°C		170	230		170	230		170	230	μA
		Full range			230			230			230	
ΔI_{CC} Supply current change over operating temperature range		Full range		9			9			9		μA

† Full range is -55°C to 125°C .NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE202X, TLE202XA, TLE202XB, TLE202XY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS
 SLOS191 – FEBRUARY 1997

TLE2021 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2021M			TLE2021AM			TLE2021BM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C		120	500		80	200		40	100	μV	
		Full range		1000			500			200			
αV_{IO} Temperature coefficient of input offset voltage		Full range		2			2			2			$\mu V/^\circ C$
Input offset voltage long-term drift (see Note 4)		25°C		0.006			0.006			0.006			$\mu V/mo$
I_{IO} Input offset current		25°C		0.2			0.2			0.2			nA
		Full range		10			10			10			
I_{IB} Input bias current	25°C		25			25			25			nA	
	Full range		90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-15 to 13.5	-15.3 to 14		-15 to 13.5	-15.3 to 14		-15 to 13.5	-15.3 to 14		V	
		Full range	-15 to 13.2			-15 to 13.2			0 to 13.2				
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	14	14.3		14	14.3		14	14.3		V	
		Full range	13.8			13.8			13.8				
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1		-13.7	-14.1		-13.7	-14.1		V	
		Full range	-13.6			-13.6			-13.6				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	1	6.5		1	6.5		1	6.5		V/ μV	
		Full range	0.5			0.5			0.5				
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	100	115		100	115		100	115		dB	
		Full range	96			96			96				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5$ V to ± 15 V	25°C	105	120		105	120		105	120		dB	
		Full range	100			100			100				
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C		200	300		200	300		200	300	μA	
		Full range		300			300			300			
ΔI_{CC} Supply current change over operating temperature range		Full range		10			10			10			μA

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.


TLE2022 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2022M			TLE2022AM			TLE2022BM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	600			400			250			μV
		Full range	800			550			400			
αV_{IO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.005			0.005			0.005			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5	6	0.4	6	0.3	6	nA			
		Full range	10			10				10		
I_{IB} Input bias current		25°C	35	70	33	70	30	70	nA			
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	0 to 3.5	-0.3 to 4	V			
		Full range	0 to 3.2		0 to 3.2		0 to 3.2					
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$	25°C	4	4.3	4	4.3	4	4.3	V			
		Full range	3.8			3.8				3.8		
V_{OL} Low-level output voltage		25°C	0.7	0.8	0.7	0.8	0.7	0.8	V			
		Full range	0.95			0.95				0.95		
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\text{ V to }4\text{ V}, R_L = 10\ \text{k}\Omega$	25°C	0.3	1.5	0.4	1.5	0.5	1.5	$\text{V}/\mu\text{V}$			
		Full range	0.1			0.1				0.1		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	85	100	87	102	90	105	dB			
		Full range	80			82				85		
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC} = 5\text{ V to }30\text{ V}$	25°C	100	115	103	118	105	120	dB			
		Full range	95			98				100		
I_{CC} Supply current	$V_O = 2.5\text{ V}, \text{ No load}$	25°C	450	600	450	600	450	600	μA			
		Full range	600			600				600		
ΔI_{CC} Supply current change over operating temperature range		Full range	37			37			37			μA

† Full range is -55°C to 125°C .NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2022M, TLE2022AM, TLE2022BM
 EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
 OPERATIONAL AMPLIFIERS
 SLOS191 – FEBRUARY 1997

TLE2022 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2022M			TLE2022AM			TLE2022BM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	150 500			120 300			70 150			μV
		Full range	700			450			300			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu V/^\circ C$
Input offset voltage long-term drift (see Note 4)		25°C	0.006			0.006			0.006			$\mu V/mo$
I_{IO} Input offset current		25°C	0.5 6		0.4 6		0.3 6				nA	
		Full range	10		10		10					
I_{IB} Input bias current		25°C	35 70		33 70		30 70				nA	
	Full range	90		90		90						
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14			V	
		Full range	-15 to 13.2		-15 to 13.2		-15 to 13.2					
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	14	14.3	14	14.3	14	14.3			V	
		Full range	13.9		13.9		13.9					
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1	-13.7	-14.1	-13.7	-14.1			V	
		Full range	-13.6		-13.6		-13.6					
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	0.8	4	1	7	1.5	10			V/ μV	
		Full range	0.8		1		1.5					
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	95	106	97	109	100	112			dB	
		Full range	91		93		96					
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5$ V to ± 15 V	25°C	100	115	103	118	105	120			dB	
		Full range	95		98		100					
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	550	700	550	700	550	700			μA	
		Full range	700		700		700					
ΔI_{CC} Supply current change over operating temperature range		Full range	60		60		60				μA	

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2024 electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2024M			TLE2024AM			TLE2024BM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1100			850			600			μV
		Full range	1300			1050			800			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.005			0.005			0.005			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.6		6	0.5		6	0.4		6	nA
		Full range	10			10			10			
I_{IB} Input bias current	25°C	45		70	40		70	35		70	nA	
	Full range	90			90			90				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4		0 to 3.5	-0.3 to 4	V	
		Full range	0 to 3.2			0 to 3.2			0 to 3.2			
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	3.9 4.2			3.9 4.2			4 4.3		V	
		Full range	3.7			3.7			3.8			
V_{OM-} Maximum negative peak output voltage swing		25°C	0.7 0.8			0.7 0.8			0.7 0.8		V	
		Full range	0.95			0.95			0.95			
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\ \text{V to } 4\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	0.2 1.5			0.3 1.5			0.4 1.5		$\text{V}/\mu\text{V}$	
		Full range	0.1			0.1			0.1			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	80 90			82 92			85 95		dB	
		Full range	80			82			85			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V to } \pm 15\ \text{V}$	25°C	98 112			100 115			103 117		dB	
		Full range	93			95			98			
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	800 1200			800 1200			800 1200		μA	
		Full range	1200			1200			1200			
ΔI_{CC} Supply current change over operating temperature range		25°C	50			50			50			μA
		Full range	50			50			50			

 † Full range is -55°C to 125°C .

 NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

 TLE202X, TLE202XA, TLE202XB, TLE202XY
 OPERATIONAL AMPLIFIERS
 EXCELLENT HIGH-SPEED LOW-POWER PRECISION
 SIL05191 - FEBRUARY 1997

TLE2024 electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2024M			TLE2024AM			TLE2024BM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1000			750			500			μV
		Full range	1200			950			700			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2			2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.006			0.006			0.006			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.6	6	0.5	6	0.4	6	nA			
		Full range	10			10						
I_{IB} Input bias current	25°C	50	70	45	70	40	70	nA				
	Full range	90			90							
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	-15 to 13.5	-15.3 to 14	V			
		Full range	-15 to 13.2		-15 to 13.2		-15 to 13.2					
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	13.8	14.1	13.9	14.2	14	14.3	V			
Full range		13.7			13.8							
V_{OM-} Maximum negative peak output voltage swing		25°C	-13.7	-14.1	-13.7	-14.1	-13.7	-14.1	V			
		Full range	-13.6			-13.6						
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	0.4	2	0.8	4	1	7	$\text{V}/\mu\text{V}$			
		Full range	0.4			0.8						
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}, R_S = 50\ \Omega$	25°C	92	102	94	105	97	108	dB			
		Full range	88			90						
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V to } \pm 15\ \text{V}$	25°C	98	112	100	115	103	117	dB			
		Full range	93			95						
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	1050	1400	1050	1400	1050	1400	μA			
		Full range	1400			1400						
ΔI_{CC} Supply current change over operating temperature range		25°C	85			85			85			μA
		Full range	85			85			85			

† Full range is -55°C to 125°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2021 operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	T_A	C SUFFIX			I SUFFIX			M SUFFIX			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 1\text{ V to }3\text{ V}$, See Figure 1	0.5			0.5			0.5			$\text{V}/\mu\text{s}$
V_n	Equivalent input noise voltage (see Figure 2)	$f = 10\text{ Hz}$	21 50			21 50			21			nV/Hz
		$f = 1\text{ kHz}$	17 30			17 30			17			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ to }1\text{ Hz}$	0.16			0.16			0.16			μV
		$f = 0.1\text{ to }10\text{ Hz}$	0.47			0.47			0.47			
I_n	Equivalent input noise current		0.09			0.09			0.9			pA/Hz
B_1	Unity-gain bandwidth	See Figure 3	1.2			1.2			1.2			MHz
ϕ_m	Phase margin at unity gain	See Figure 3	42°			42°			42°			

TLE2021 operating characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$

PARAMETER	TEST CONDITIONS	T_A^\dagger	C SUFFIX			I SUFFIX			M SUFFIX			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 1\text{ V to }3\text{ V}$, See Figure 1	0.45 0.65			0.45 0.65			0.45 0.65			$\text{V}/\mu\text{s}$
		Full range	0.45			0.42			0.45			
V_n	Equivalent input noise voltage (see Figure 2)	$f = 10\text{ Hz}$	19 50			19 50			19			nV/Hz
		$f = 1\text{ kHz}$	15 30			15 30			15			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ to }1\text{ Hz}$	0.16			0.16			0.16			μV
		$f = 0.1\text{ to }10\text{ Hz}$	0.47			0.47			0.47			
I_n	Equivalent input noise current		0.09			0.09			0.09			pA/Hz
B_1	Unity-gain bandwidth	See Figure 3	2			2			2			MHz
ϕ_m	Phase margin at unity gain	See Figure 3	46°			46°			46°			

† Full range is 0°C to 70°C for the C-suffix devices, -40°C to 85°C for the I-suffix devices, and -55°C to 125°C for the M-suffix devices.

TLE2022 operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	C SUFFIX			I SUFFIX			M SUFFIX			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 1\text{ V to }3\text{ V}$, See Figure 1									$\text{V}/\mu\text{s}$
V_n	Equivalent input noise voltage (see Figure 2)	f = 10 Hz									$\text{nV}/\sqrt{\text{Hz}}$
		f = 1 kHz									
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	f = 0.1 to 1 Hz									μV
		f = 0.1 to 10 Hz									
I_n	Equivalent input noise current										$\text{pA}/\sqrt{\text{Hz}}$
B_1	Unity-gain bandwidth	See Figure 3									MHz
ϕ_m	Phase margin at unity gain	See Figure 3									

TLE2022 operating characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$

PARAMETER	TEST CONDITIONS	T_A^\dagger	C SUFFIX			I SUFFIX			M SUFFIX			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = \pm 10\text{ V}$, See Figure 1	25°C									$\text{V}/\mu\text{s}$
			Full range									
V_n	Equivalent input noise voltage (see Figure 2)	f = 10 Hz	25°C									$\text{nV}/\sqrt{\text{Hz}}$
			f = 1 kHz									
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	f = 0.1 to 1 Hz	25°C									μV
			f = 0.1 to 10 Hz									
I_n	Equivalent input noise current	25°C										$\text{pA}/\sqrt{\text{Hz}}$
B_1	Unity-gain bandwidth	25°C	2.8									MHz
ϕ_m	Phase margin at unity gain	25°C	52°									

† Full range is 0°C to 70°C.

TLE2024 operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	C SUFFIX			I SUFFIX			M SUFFIX			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 1\text{ V to }3\text{ V}$, See Figure 1	0.5			0.5			0.5			$\text{V}/\mu\text{s}$
V_n	Equivalent input noise voltage (see Figure 2)	$f = 10\text{ Hz}$	21 50			21 50			21			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	17 30			17 30			17			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ to }1\text{ Hz}$	0.16			0.16			0.16			μV
		$f = 0.1\text{ to }10\text{ Hz}$	0.47			0.47			0.47			
I_n	Equivalent input noise current		0.1			0.1			0.1			$\text{pA}/\sqrt{\text{Hz}}$
B_1	Unity-gain bandwidth	See Figure 3	1.7			1.7			1.7			MHz
ϕ_m	Phase margin at unity gain	See Figure 3	47°			47°			47°			

TLE2024 operating characteristics at specified free-air temperature, $V_{CC} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A^\dagger	C SUFFIX			I SUFFIX			M SUFFIX			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = \pm 10\text{ V}$, See Figure 1	25°C	0.45	0.7		0.45	0.7		0.45	0.7		$\text{V}/\mu\text{s}$
			Full range	0.45			0.42			0.4			
V_n	Equivalent input noise voltage (see Figure 2)		25°C	19	50		19	50		19			$\text{nV}/\sqrt{\text{Hz}}$
			25°C	15	30		15	30		15			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage		25°C	0.16			0.16			0.16			μV
			25°C	0.47			0.47			0.47			
I_n	Equivalent input noise current		25°C	0.1			0.1			0.1			$\text{pA}/\sqrt{\text{Hz}}$
B_1	Unity-gain bandwidth	See Figure 3	25°C	2.8			2.8			2.8			MHz
ϕ_m	Phase margin at unity gain	See Figure 3	25°C	52°			52°			52°			

† Full range is 0°C to 70°C .

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TLE2021Y electrical characteristics at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2021Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$	150			μV
Input offset voltage long-term drift (see Note 4)		0.005			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		0.5			nA
I_{IB} Input bias current		35			nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	-0.3 to 4			V
V_{OH} Maximum high-level output voltage	$R_L = 10\ \text{k}\Omega$	4.3			V
V_{OL} Maximum low-level output voltage		0.7			V
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\ \text{to}\ 4\ \text{V}$, $R_L = 10\ \text{k}\Omega$	1.5			$\text{V}/\mu\text{V}$
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR}\ \text{min}$, $R_S = 50\ \Omega$	100			dB
kSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC} = 5\ \text{V}\ \text{to}\ 30\ \text{V}$	115			dB
I_{CC} Supply current	$V_O = 2.5\ \text{V}$, No load	400			μA

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2021Y operating characteristics at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2021Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1\ \text{V}\ \text{to}\ 3\ \text{V}$	0.5			$\text{V}/\mu\text{s}$
V_n Equivalent input noise voltage	$f = 10\ \text{Hz}$	21			$\text{nV}/\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$	17			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{to}\ 1\ \text{Hz}$	0.16			μV
	$f = 0.1\ \text{to}\ 10\ \text{Hz}$	0.47			
I_n Equivalent input noise current		0.1			$\text{pA}/\sqrt{\text{Hz}}$
B_1 Unity-gain bandwidth		1.7			MHz
ϕ_m Phase margin at unity gain		47°			

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TLE2022Y electrical characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2022Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$		150	600	μV
Input offset voltage long-term drift (see Note 4)			0.005		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current				0.5	nA
I_{IB} Input bias current				35	nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$		-0.3 to 4	V	
V_{OH} Maximum high-level output voltage	$R_L = 10\ \text{k}\Omega$		4.3	V	
V_{OL} Maximum low-level output voltage			0.7	V	
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\text{ to }4\text{ V}$, $R_L = 10\ \text{k}\Omega$		1.5	$\text{V}/\mu\text{V}$	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR}\ \text{min}$, $R_S = 50\ \Omega$		100	dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = 5\text{ V to }30\text{ V}$		115	dB	
I_{CC} Supply current	$V_O = 2.5\text{ V}$, No load		450	μA	

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2022Y operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2022Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1\text{ V to }3\text{ V}$, See Figure 1		0.5		$\text{V}/\mu\text{s}$
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\ \text{Hz}$		21		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$		17		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ to }1\ \text{Hz}$		0.16		μV
	$f = 0.1\text{ to }10\ \text{Hz}$		0.47		
I_n Equivalent input noise current			0.1		$\text{pA}/\sqrt{\text{Hz}}$
B_1 Unity-gain bandwidth	See Figure 3		1.7		MHz
ϕ_m Phase margin at unity gain	See Figure 3		47°		

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TLE2024Y electrical characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2024Y			UNIT
		MIN	TYP	MAX	
Input offset voltage long-term drift (see Note 4)			0.005		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current	$V_{IC} = 0$, $R_S = 50\ \Omega$		0.6		nA
I_{IB} Input bias current			45		nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$		-0.3 to 4		V
V_{OH} High-level output voltage	$R_L = 10\ \text{k}\Omega$		4.2		V
V_{OL} Low-level output voltage			0.7		V
A_{VD} Large-signal differential voltage amplification	$V_O = 1.4\ \text{V}$ to $4\ \text{V}$, $R_L = 10\ \text{k}\Omega$		1.5		$\text{V}/\mu\text{V}$
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}$, $R_S = 50\ \Omega$		90		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC} = 5\ \text{V}$ to $30\ \text{V}$		112		dB
I_{CC} Supply current	$V_O = 2.5\ \text{V}$, No load		800		μA

NOTE 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.


TLE2024Y operating characteristics, $V_{CC} = 5\ \text{V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2024Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1\ \text{V}$ to $3\ \text{V}$, See Figure 1		0.5		$\text{V}/\mu\text{s}$
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\ \text{Hz}$		21		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$		17		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ to $1\ \text{Hz}$		0.16		μV
	$f = 0.1$ to $10\ \text{Hz}$		0.47		
I_n Equivalent input noise current			0.1		$\text{pA}/\sqrt{\text{Hz}}$
B_1 Unity-gain bandwidth	See Figure 3		1.7		MHz
ϕ_m Phase margin at unity gain	See Figure 3		47°		

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit






Figure 2. Noise-Voltage Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 3. Unity-Gain Bandwidth and Phase-Margin Test Circuit

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 4. Small-Signal Pulse-Response Test Circuit

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	5, 6, 7
I_{IB}	Input bias current	vs Common-mode input voltage vs Free-air temperature	8, 9, 10 11, 12, 13
I_I	Input current	vs Differential input voltage	14
V_{OM}	Maximum peak output voltage	vs Output current vs Free-air temperature	15, 16, 17 18
V_{OH}	High-level output voltage	vs High-level output current vs Free-air temperature	19, 20 21
V_{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	22 23
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	24, 25
A_{VD}	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	26 27, 28, 29
I_{OS}	Short-circuit output current	vs Supply voltage vs Free-air temperature	30 – 33 34 – 37
I_{CC}	Supply current	vs Supply voltage vs Free-air temperature	38, 39, 40 41, 42, 43
$CMRR$	Common-mode rejection ratio	vs Frequency	44, 45, 46
SR	Slew rate	vs Free-air temperature	47, 48, 49
	Voltage-follower small-signal pulse response	vs Time	50, 51
	Voltage-follower large-signal pulse response	vs Time	52 – 57
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	0.1 to 1 Hz 0.1 to 10 Hz	58 59
V_n	Equivalent input noise voltage	vs Frequency	60
B_1	Unity-gain bandwidth	vs Supply voltage vs Free-air temperature	61, 62 63, 64
ϕ_m	Phase margin	vs Supply voltage vs Load capacitance vs Free-air temperature	65, 66 67, 68 69, 70
	Phase shift	vs Frequency	26

TYPICAL CHARACTERISTICS




Figure 5




Figure 6




Figure 7








Figure 8

**TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS**

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS




Figure 13




Figure 14




Figure 15








Figure 16

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS




Figure 21




Figure 22




Figure 23




Figure 24

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 25

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY




Figure 26







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLE2022 AND TLE2024
SHORT-CIRCUIT OUTPUT CURRENT
vs
SUPPLY VOLTAGE




Figure 31

TLE2021
SHORT-CIRCUIT OUTPUT CURRENT
vs
SUPPLY VOLTAGE




Figure 32

TLE2022 AND TLE2024
SHORT-CIRCUIT OUTPUT CURRENT
vs
SUPPLY VOLTAGE




Figure 33

TLE2021
SHORT-CIRCUIT OUTPUT CURRENT†
vs
FREE-AIR TEMPERATURE




Figure 34

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLE2022 AND TLE2024
SHORT-CIRCUIT OUTPUT CURRENT†
vs
FREE-AIR TEMPERATURE




Figure 35

TLE2021
SHORT-CIRCUIT OUTPUT CURRENT†
vs
FREE-AIR TEMPERATURE




Figure 36

TLE2022 AND TLE2024
SHORT-CIRCUIT OUTPUT CURRENT†
vs
FREE-AIR TEMPERATURE




Figure 37

TLE2021
SUPPLY CURRENT
vs
SUPPLY VOLTAGE




Figure 38

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS




Figure 39




Figure 40




Figure 41




Figure 42





† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS







† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

VOLTAGE-FOLLOWER
 SMALL-SIGNAL
 PULSE RESPONSE




Figure 51

TLE2021
 VOLTAGE-FOLLOWER LARGE-SIGNAL
 PULSE RESPONSE




Figure 52

TLE2022
 VOLTAGE-FOLLOWER LARGE-SIGNAL
 PULSE RESPONSE




Figure 53

TLE2024
 VOLTAGE-FOLLOWER LARGE-SCALE
 PULSE RESPONSE








Figure 54

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS



TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

PEAK-TO-PEAK EQUIVALENT
INPUT NOISE VOLTAGE
0.1 TO 10 Hz




Figure 59

EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY




Figure 60

TLE2021
UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE




Figure 61

TLE2022 AND TLE2024
UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE








Figure 62

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS







† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202y
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

APPLICATION INFORMATION

voltage-follower applications

The TLE202x circuitry includes input-protection diodes to limit the voltage across the input transistors; however, no provision is made in the circuit to limit the current if these diodes are forward biased. This condition can occur when the device is operated in the voltage-follower configuration and driven with a fast, large-signal pulse. It is recommended that a feedback resistor be used to limit the current to a maximum of 1 mA to prevent degradation of the device. This feedback resistor forms a pole with the input capacitance of the device. For feedback resistor values greater than 10 k Ω , this pole degrades the amplifier phase margin. This problem can be alleviated by adding a capacitor (20 pF to 50 pF) in parallel with the feedback resistor (see Figure 71).




Figure 71. Voltage Follower

Input offset voltage nulling

The TLE202x series offers external null pins that further reduce the input offset voltage. The circuit in Figure 72 can be connected as shown if this feature is desired. When external nulling is not needed, the null pins may be left disconnected.




Figure 72. Input Offset Voltage Null Circuit

TLE202x, TLE202xA, TLE202xB, TLE202xY EXCALIBUR HIGH-SPEED LOW-POWER PRECISION OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*[™], the model generation software used with Microsim *PSPice*[™]. The Boyle macromodel (see Note 5) and subcircuit in73, Figure 74, and Figure 75 were generated using the TLE202x typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 73. Boyle Subcircuit

PSPice and *Parts* are trademarks of MicroSim Corporation.

TLE202x, TLE202xA, TLE202xB, TLE202xY
EXCALIBUR HIGH-SPEED LOW-POWER PRECISION
OPERATIONAL AMPLIFIERS

SLOS191 – FEBRUARY 1997

```
.SUBCKT TLE2021 1 2 3 4 5
*
c1 11 12 6.244E-12
c2 6 7 13.4E-12
c3 87 0 10.64E-9
cpsr 85 86 15.9E-9
dcm+ 81 82 dx
dcm- 83 81 dx
dc 5 53 dx
de 54 5 dx
dip 90 91 dx
dln 92 90 dx
dp 4 3 dx
ecmr 84 99 (2 99) 1
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
epsr 85 0 poly(1) (3,4) -60E-6 2.0E-6
ense 89 2 poly(1) (88,0) 120E-6 1
fb 7 99 poly(6) vb vc ve vlp vln vpsr 0 547.3E6
+ -50E7 50E7 50E7 -50E7 547E6
ga 6 0 11 12 188.5E-6
gcm 0 6 10 99 335.2E-12
gpsr 85 86 (85,86) 100E-6
grc1 4 11 (4,11) 1.885E-4
grc2 4 12 (4,12) 1.885E-4
gre1 13 10 (13,10) 6.82E-4
gre2 14 10 (14,10) 6.82E-4
hlim 90 0 vlim 1k
```

```
hcmr 80 1 poly(2) vcm+ vcm- 0 1E2 1E2
irp 3 4 185E-6
iee 3 10 dc 15.67E-6
iio 2 0 2E-9
i1 88 0 1E-21
q1 11 89 13 qx
q2 12 80 14 qx
R2 6 9 100.0E3
rcm 84 81 1K
ree 10 99 14.76E6
m1 87 0 2.55E8
m2 87 88 11.67E3
ro1 8 5 62
ro2 7 99 63
vcm+ 82 99 13.3
vcm- 83 99 -14.6
vb 9 0 dc 0
vc 3 53 dc 1.300
ve 54 4 dc 1.500
vlim 7 8 dc 0
vlp 91 0 dc 3.600
vln 0 92 dc 3.600
vpsr 0 86 dc 0
.model dx d(is=800.0E-18)
.model qx pnp(is=800.0E-18 bf=270)
.ends
```

Figure 74. Boyle Macromodel for the TLE2021

```
.SUBCKT TLE2022 1 2 3 4 5
*
c1 11 12 6.814E-12
c2 6 7 20.00E-12
dc 5 53 dx
de 54 5 dx
dip 90 91 dx
dln 92 90 dx
dp 4 3 dx
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly(5) vb vc ve vlp vln 0
+ 45.47E6 -50E6 50E6 50E6 -50E6
ga 6 0 11 12 377.9E-6
gcm 0 6 10 99 7.84E-10
iee 3 10 DC 18.07E-6
hlim 90 0 vlim 1k
q1 11 2 13 qx
q2 12 1 14 qx
r2 6 9 100.0E3
```

```
rc1 4 11 2.842E3
rc2 4 12 2.842E3
ge1 13 10 (10,13) 31.299E-3
ge2 14 10 (10,14) 31.299E-3
ree 10 99 11.07E6
ro1 8 5 250
ro2 7 99 250
rp 3 4 137.2E3
vb 9 0 dc 0
vc 3 53 dc 1.300
ve 54 4 dc 1.500
vlim 7 8 dc 0
vlp 91 0 dc 3
vln 0 92 dc 3
.model dx d(is=800.0E-18)
.model qx pnp(is=800.0E-18 bf=257.1)
.ends
```

Figure 75. Boyle Macromodel for the TLE2022

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

- Outstanding Combination of dc Precision and AC Performance:

Unity-Gain Bandwidth . . . 15 MHz Typ

V_n 3.3 nV/ $\sqrt{\text{Hz}}$ at $f = 10$ Hz Typ,
2.5 nV/ $\sqrt{\text{Hz}}$ at $f = 1$ kHz Typ

V_{IO} 25 μV Max



A_{vD} . . . 45 V/ μV Typ With $R_L = 2$ k Ω ,
19 V/ μV Typ With $R_L = 600$ Ω

- Available in Standard-Pinout Small-Outline Package
- Output Features Saturation Recovery Circuitry
- Macromodels and Statistical information

description

The TLE20x7 and TLE20x7A contain innovative circuit design expertise and high-quality process control techniques to produce a level of ac performance and dc precision previously unavailable in single operational amplifiers. Manufactured using Texas Instruments state-of-the-art Excalibur process, these devices allow upgrades to systems that use lower-precision devices.

In the area of dc precision, the TLE20x7 and TLE20x7A offer maximum offset voltages of 100 μV and 25 μV , respectively, common-mode rejection ratio of 131 dB (typ), supply voltage rejection ratio of 144 dB (typ), and dc gain of 45 V/ μV (typ).



AVAILABLE OPTIONS

T_A	V_{IOmax} AT 25°C	PACKAGED DEVICES				CHIP FORM [‡] (Y)
		SMALL OUTLINE [†] (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	
0°C to 70°C	25 μV	TLE2027ACD TLE2037ACD	—	—	TLE2027ACP TLE2037ACP	TLE2027Y TLE2037Y
	100 μV	TLE2027CD TLE2037CD	—	—	TLE2027CP TLE2037CP	TLE2027Y TLE2037Y
-40°C to 105°C	25 μV	TLE2027AID TLE2037AID	—	—	TLE2027AIP TLE2037AIP	—
	100 μV	TLE2027ID TLE2037ID	—	—	TLE2027IP TLE2037IP	—
-55°C to 125°C	25 μV	TLE2027AMD TLE2037AMD	TLE2027AMFK TLE2037AMFK	TLE2027AMJG TLE2037AMJG	TLE2027AMP TLE2037AMP	—
	100 μV	TLE2027MD TLE2037MD	TLE2027MFK TLE2037MFK	TLE2027MJG TLE2037MJG	TLE2027MP TLE2037MP	—

[†] The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2027ACDR).

[‡] Chip forms are tested at 25°C only.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS


SLOS192 – FEBRUARY 1997

description (continued)

The ac performance of the TLE2027 and TLE2037 is highlighted by a typical unity-gain bandwidth specification of 15 MHz, 55° of phase margin, and noise voltage specifications of 3.3 nV/√Hz and 2.5 nV/√Hz at frequencies of 10 Hz and 1 kHz respectively. The TLE2037 and TLE2037A have been decoupled for faster slew rate (–7.5 V/μs, typical) and wider bandwidth (50 MHz). To ensure stability, the TLE2037 and TLE2037A should be operated with a closed-loop gain of 5 or greater.

Both the TLE20x7 and TLE20x7A are available in a wide variety of packages, including the industry-standard 8-pin small-outline version for high-density system applications. The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from –40°C to 105°C. The M-suffix devices are characterized for operation over the full military temperature range of –55°C to 125°C.

symbol




TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS


SLOS192 – FEBRUARY 1997

TLE202xY chip information

This chip, when properly assembled, displays characteristics similar to the TLE202xC. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic



ACTUAL DEVICE COMPONENT COUNT		
COMPONENT	TLE2027	TLE2037
Transistors	61	61
Resistors	26	26
epiFET	1	1
Capacitors	4	4

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	19 V
Supply voltage, V_{CC-}	-19 V
Differential input voltage, V_{ID} (see Note 2)	± 1.2 V
Input voltage range, V_I (any input)	$V_{CC\pm}$
Input current, I_I (each input)	± 1 mA
Output current, I_O	± 50 mA
Total current into V_{CC+}	50 mA
Total current out of V_{CC-}	50 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 105°C
M suffix	-55°C to 125°C
Storage temperature range, T_{stg}	-65°C to 150°C
Case temperature for 60 seconds, T_C : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
- All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 - Differential voltages are at $IN+$ with respect to $IN-$. Excessive current flows if a differential input voltage in excess of approximately ± 1.2 V is applied between the inputs unless some limiting resistance is used.
 - The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$	$T_A = 105^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING		POWER RATING	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	261 mW	145 mW
FK	1375 mW	11.0 mW/°C	880 mW	495 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	378 mW	210 mW
P	1000 mW	8.0 mW/°C	640 mW	360 mW	200 mW

recommended operating conditions

		C SUFFIX		I SUFFIX		M SUFFIX		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{CC\pm}$		± 4	± 19	± 4	± 19	± 4	± 19	V
Common-mode input voltage, V_{IC}	$T_A = 25^\circ\text{C}$	-11	11	-11	11	-11	11	V
	$T_A = \text{Full range}^\ddagger$	-10.5	10.5	-10.4	10.4	-10.2	10.2	
Operating free-air temperature, T_A		0	70	-40	105	-55	125	°C

‡ Full range is 0°C to 70°C for C-suffix devices, -40°C to 105°C for I-suffix devices, and -55°C to 125°C for M-suffix devices.



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TLE20x7C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE20x7C			TLE20x7AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		20	100		10	25	μ V
		Full range			145			70	
α_{VIO} Temperature coefficient of input offset voltage		Full range		0.4	1		0.2	1	μ V/°C
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0, R_S = 50 \Omega$	25°C		0.006	1		0.006	1	μ V/mo
I_{IO} Input offset current		25°C		6	90		6	90	nA
		Full range			150			150	
I_{IB} Input bias current		25°C		15	90		15	90	nA
	Full range			150			150		
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-11 to 11	-13 to 13		-11 to 11	-13 to 13	V	
		Full range	-10.5 to 10.5			-10.5 to 10.5			
V_{OM+} Maximum positive peak output voltage swing	$R_L = 600 \Omega$	25°C	10.5	12.9		10.5	12.9	V	
		Full range	10			10			
	$R_L = 2 \text{ k}\Omega$	25°C	12	13.2		12	13.2		
		Full range	11			11			
V_{OM-} Maximum negative peak output voltage swing	$R_L = 600 \Omega$	25°C	-10.5	-13		-10.5	-13	V	
		Full range	-10			-10			
	$R_L = 2 \text{ k}\Omega$	25°C	-12	-13.5		-12	-13.5		
		Full range	-11			-11			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 11 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	5	45		10	45	V/ μ V	
		Full range	2			4			
	$V_O = \pm 10 \text{ V}, R_L = 1 \text{ k}\Omega$	25°C	3.5	38		8	38		
		Full range	1			2.5			
	$V_O = \pm 10 \text{ V}, R_L = 600 \Omega$	25°C	2	19		5	19		
		Full range	0.5			2			
C_i Input capacitance		25°C		8		8	pF		
z_o Open-loop output impedance	$I_O = 0$	25°C		50		50	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	100	131		117	131	dB	
		Full range	98			114			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 4 \text{ V to } \pm 18 \text{ V}, R_S = 50 \Omega$	25°C	94	144		110	144	dB	
		Full range	92			106			
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C		3.8	5.3		3.8	5.3	mA
		Full range			5.6			5.6	

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TLE20x7C operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 15$ V, $T_A = 25^\circ$ C (unless otherwise specified)

PARAMETER	TEST CONDITIONS		TLE20x7C			TLE20x7AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	TLE2027	1.7	2.8		1.7	2.8	V/ μ s
			TLE2037	6	7.5		6	7.5	
		$R_L = 2$ k Ω , $C_L = 100$ pF, $T_A = 0^\circ$ C to 70° C, See Figure 1	TLE2027	1.2			1.2		
			TLE2037	5			5		
V_n	Equivalent input noise voltage (see Figure 2)	$R_S = 20$ Ω , $f = 10$ Hz		3.3	8		3.3	4.5	nV/ $\sqrt{\text{Hz}}$
		$R_S = 20$ Ω , $f = 1$ kHz		2.5	4.5		2.5	3.8	
$V_N(\text{PP})$	Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz		50	250		50	130	nV
I_n	Equivalent input noise current	$f = 10$ Hz		1.5	4		1.5	4	pA/ $\sqrt{\text{Hz}}$
		$f = 1$ kHz		0.4	0.6		0.4	0.6	
THD	Total harmonic distortion	$V_O = +10$ V, $A_{VD} = 1$, See Note 5	TLE2027	<0.002%			<0.002%		
		$V_O = +10$ V, $A_{VD} = 5$, See Note 5	TLE2037	<0.002%			<0.002%		
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 2$ k Ω , $C_L = 100$ pF	TLE2027	7	13		9	13	MHz
			TLE2037	35	50		35	50	
B_{OM}	Maximum output-swing bandwidth	$R_L = 2$ k Ω	TLE2027	30			30		kHz
			TLE2037	80			80		
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 2$ k Ω , $C_L = 100$ pF	TLE2027	55 $^\circ$			55 $^\circ$		
			TLE2037	50 $^\circ$			50 $^\circ$		

NOTE 5: Measured distortion of the source used in the analysis was 0.002%.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TLE20x71 electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE20x71			TLE20x7AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, R _S = 50 Ω	25°C	20 100		10 25		μV		
		Full range	180		105				
Full range		0.4 1		0.2 1		μV/°C			
25°C		0.006 1		0.006 1		μV/mo			
I _{IO} Input offset current		25°C	6 90		6 90		nA		
		Full range	150		150				
I _{IB} Input bias current	25°C	15 90		15 90		nA			
	Full range	150		150					
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	-11 to 11	-13 to 13	-11 to 11	-13 to 13	V		
		Full range	-10.4 to 10.4		-10.4 to 10.4				
V _{OM+} Maximum positive peak output voltage swing	R _L = 600 Ω	25°C	10.5	12.9	10.5	12.9	V		
		Full range	10		10				
	R _L = 2 kΩ	25°C	12	13.2	12	13.2			
		Full range	11		11				
V _{OM-} Maximum negative peak output voltage swing	R _L = 600 Ω	25°C	-10.5	-13	-10.5	-13	V		
		Full range	-10		-10				
	R _L = 2 kΩ	25°C	-12	-13.5	-12	-13.5			
		Full range	-11		-11				
A _{VD} Large-signal differential voltage amplification	V _O = ±11 V, R _L = 2 kΩ	25°C	5	45	10	45	V/μV		
	V _O = ±10 V, R _L = 2 kΩ	Full range	2		3.5				
	V _O = ±10 V, R _L = 1 kΩ	25°C	3.5	38	8	38			
		Full range	1		2.2				
	V _O = ±10 V, R _L = 600 Ω	25°C	2	19	5	19			
		Full range	0.5		1.1				
C _i Input capacitance		25°C	8			8	pF		
z _o Open-loop output impedance	I _O = 0	25°C	50			50	Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	100	131	117	131	dB		
		Full range	96		113				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} / ΔV _{IO})	V _{CC±} = ±4 V to ±18 V, R _S = 50 Ω	25°C	94	144	110	144	dB		
	V _{CC±} = ±4 V to ±18 V, R _S = 50 Ω	Full range	90		105				
I _{CC} Supply current	V _O = 0, No load	25°C	3.8 5.3		3.8 5.3		mA		
		Full range	5.6		5.6				

† Full range is -40°C to 105°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TLE20x7I operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise specified)

PARAMETER	TEST CONDITIONS		TLE20x7I			TLE20x7AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	TLE2027	1.7	2.8	1.7	2.8	V/ μs	
			TLE2037	6	7.5	6	7.5		
		$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $T_A = -40^\circ\text{C}$ to 85°C , See Figure 1	TLE2027	1.1		1.1			
			TLE2037	4.7		4.7			
V_n	Equivalent input noise voltage (see Figure 2)	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$		3.3	8	3.3	4.5	nV/ $\sqrt{\text{Hz}}$	
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$		2.5	4.5	2.5	3.8		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz}$ to 10 Hz		50	250	50	130	nV	
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.5	4	1.5	4	pA/ $\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$		0.4	0.6	0.4	0.6		
THD	Total harmonic distortion	$V_O = +10\text{ V}$, $A_{VD} = 1$, See Note 5	TLE2027	< 0.002%		< 0.002%			
		$V_O = +10\text{ V}$, $A_{VD} = 5$, See Note 5	TLE2037	< 0.002%		< 0.002%			
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	TLE2027	7	13	9	13	MHz	
			TLE2037	35	50	35	50		
BOM	Maximum output-swing bandwidth	$R_L = 2\text{ k}\Omega$	TLE2027	30		30		kHz	
			TLE2037	80		80			
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	TLE2027	55°		55°			
			TLE2037	50°		50°			

NOTE 5: Measured distortion of the source used in the analysis was 0.002%.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TLE20x7M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE20x7M			TLE20x7AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	20 100		10 25		μV		
		Full range	200		105				
α_{VIO} Temperature coefficient of input offset voltage		Full range	0.4	1*	0.2	1*	$\mu V/^\circ C$		
Input offset voltage long-term drift (see Note 4)		25°C	0.006	1*	0.006	1*	$\mu V/mo$		
I_{IO} Input offset current		25°C	6 90		6 90		nA		
		Full range	150		150				
I_{IB} Input bias current	25°C	15 90		15 90		nA			
	Full range	150		150					
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-11 to 11	-13 to 13	-11 to 11	-13 to 13	V		
		Full range	-10.3 to 10.3	-10.4 to 10.4	-10.4 to 10.4	-10.4 to 10.4			
V_{OM+} Maximum positive peak output voltage swing	$R_L = 600 \Omega$	25°C	10.5	12.9	10.5	12.9	V		
		Full range	10		10				
	$R_L = 2 k\Omega$	25°C	12	13.2	12	13.2			
		Full range	11		11				
V_{OM-} Maximum negative peak output voltage swing	$R_L = 600 \Omega$	25°C	-10.5	-13	-10.5	-13	V		
		Full range	-10		-10				
	$R_L = 2 k\Omega$	25°C	-12	-13.5	-12	-13.5			
		Full range	-11		-11				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 11$ V, $R_L = 2 k\Omega$	25°C	5	45	10	45	V/ μV		
	$V_O = \pm 10$ V, $R_L = 2 k\Omega$	Full range	2.5		3.5				
	$V_O = \pm 10$ V, $R_L = 1 k\Omega$	25°C	3.5	38	8	38			
		Full range	1.8		2.2				
	$V_O = \pm 10$ V, $R_L = 600 \Omega$	25°C	2	19	5	19			
C_i Input capacitance		25°C	8		8		pF		
z_o Open-loop output impedance	$I_O = 0$	25°C	50		50		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	100	131	117	131	dB		
		Full range	96		113				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 4$ V to ± 18 V, $R_S = 50 \Omega$	25°C	94	144	110	144	dB		
	$V_{CC\pm} = \pm 4$ V to ± 18 V, $R_S = 50 \Omega$	Full range	90		105				
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	3.8	5.3	3.8	5.3	mA		
		Full range	5.6		5.6				

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TLE20x7M operating characteristics at specified free-air temperature, $V_{CC \pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise specified)

PARAMETER	TEST CONDITIONS		TLE20x7M			TLE20x7AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR	Slew rate at unity gain	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	TLE2027	1.7	2.8		1.7	2.8	V/ μs	
			TLE2037	6*	7.5		6*	7.5		
	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $T_A = -55^\circ\text{C}$ to 125°C , See Figure 1	TLE2027	1			1				
		TLE2037	4.4*			4.4*				
V_n	Equivalent input noise voltage (see Figure 2)	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$		3.3	8*		3.3	4.5*	nV/ $\sqrt{\text{Hz}}$	
			$R_S = 20\ \Omega$, $f = 1\text{ kHz}$		2.5	4.5*		2.5		3.8*
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz}$ to 10 Hz		50	250*		50	130*	nV	
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.5	4*		1.5	4*	pA/ $\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$		0.4	0.6*		0.4	0.6*		
THD	Total harmonic distortion	$V_O = +10\text{ V}$, $A_{VD} = 1$, See Note 5	TLE2027	< 0.002%			< 0.002%			
		$V_O = +10\text{ V}$, $A_{VD} = 5$, See Note 5	TLE2037	< 0.002%			< 0.002%			
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	TLE2027	7*	13		9*	13	MHz	
			TLE2037	35	50		35	50		
BOM	Maximum output-swing bandwidth	$R_L = 2\text{ k}\Omega$	TLE2027	30			30			kHz
			TLE2037	80			80			
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	TLE2027	55°			55°			
			TLE2037	50°			50°			

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

NOTE 5: Measured distortion of the source used in the analysis was 0.002%.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS
 SLOS192 – FEBRUARY 1997

TLE20x7Y electrical characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE20x7Y			UNIT	
		MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, \quad R_S = 50\ \Omega$		20		μV	
Input offset voltage long-term drift (see Note 4)			0.006		$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current				6		nA
I_{IB} Input bias current				15		nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$		-13 to 13		V	
V_{OM+} Maximum positive peak output voltage swing	$R_L = 600\ \Omega$		12.9		V	
	$R_L = 2\ \text{k}\Omega$		13.2			
V_{OM-} Maximum negative peak output voltage swing	$R_L = 600\ \Omega$		-13		V	
	$R_L = 2\ \text{k}\Omega$		-13.5			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 11\ \text{V}, \quad R_L = 2\ \text{k}\Omega$		45		$\text{V}/\mu\text{V}$	
	$V_O = \pm 10\ \text{V}, \quad R_L = 1\ \text{k}\Omega$		38			
	$V_O = \pm 10\ \text{V}, \quad R_L = 600\ \Omega$		19			
C_i Input capacitance			8		pF	
z_o Open-loop output impedance	$I_O = 0$		50		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}, \quad R_S = 50\ \Omega$		131		dB	
kSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 4\ \text{V to } \pm 18\ \text{V}, \quad R_S = 50\ \Omega$		144		dB	
I_{CC} Supply current	$V_O = 0, \quad \text{No load}$		3.8		mA	

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TLE20x7Y operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 15\text{ V}$


PARAMETER	TEST CONDITIONS	TLE20x7Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	TLE2027	2.8		V/ μs
		TLE2037	7.5		
V_n Equivalent input noise voltage (see Figure 2)	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$		3.3		nV/ $\sqrt{\text{Hz}}$
	$R_S = 20\ \Omega$, $f = 1\text{ kHz}$		2.5		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }10\text{ Hz}$		50		nV
I_n Equivalent input noise current	$f = 10\text{ Hz}$		1.5		pA/ $\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$		0.4		
THD Total harmonic distortion	$V_O = +10\text{ V}$, $A_{VD} = 1$, See Note 5	TLE2027	<0.002%		
	$V_O = +10\text{ V}$, $A_{VD} = 5$, See Note 5	TLE2037	<0.002%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	TLE2027	13		MHz
		TLE2037	50		
BOM Maximum output-swing bandwidth	$R_L = 2\text{ k}\Omega$	TLE2027	30		kHz
		TLE2037	80		
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	TLE2027	55°		
		TLE2037	50°		

NOTE 5: Measured distortion of the source used in the analysis was 0.002%.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit






Figure 2. Noise-Voltage Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 3. Unity-Gain Bandwidth and Phase-Margin Test Circuit (TLE2027 Only)



NOTES: A. C_L includes fixture capacitance.
 B. For the TLE2037 and TLE2037A, A_{VD} must be ≥ 5 .

Figure 4. Small-Signal Pulse-Response Test Circuit

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

initial estimates of parameter distributions

In the ongoing program of improving data sheets and supplying more information to our customers, Texas Instruments has added an estimate of not only the typical values but also the spread around these values. These are in the form of distribution bars that show the 95% (upper) points and the 5% (lower) points from the characterization of the initial wafer lots of this new device type (see Figure 5). The distribution bars are shown at the points where data was actually collected. The 95% and 5% points are used instead of ± 3 sigma since some of the distributions are not true Gaussian distributions.

The number of units tested and the number of different wafer lots used are on all of the graphs where distribution bars are shown. As noted in Figure 5, there were a total of 835 units from two wafer lots. In this case, there is a good estimate for the within-lot variability and a possibly poor estimate of the lot-to-lot variability. This is always the case on newly released products since there can only be data available from a few wafer lots.

The distribution bars are not intended to replace the minimum and maximum limits in the electrical tables. Each distribution bar represents 90% of the total units tested at a specific temperature. While 10% of the units tested fell outside any given distribution bar, this should not be interpreted to mean that the same individual devices fell outside every distribution bar.




Figure 5. Sample Graph With Distribution Bars



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS
 SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	6, 7
ΔV_{IO}	Input offset voltage change	vs Time after power on	8, 9
I_{IO}	Input offset current	vs Free-air temperature	10
I_{IB}	Input bias current	vs Free-air temperature	11
		vs Common-mode input voltage	12
I_I	Input current	vs Differential input voltage	13
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	14, 15
V_{OM}	Maximum (positive/negative) peak output voltage	vs Load resistance	16, 17
		vs Free-air temperature	18, 19
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage	20
		vs Load resistance	21
		vs Frequency	22 – 25
		vs Free-air temperature	26
z_o	Output impedance	vs Frequency	27
CMRR	Common-mode rejection ratio	vs Frequency	28
kSVR	Supply-voltage rejection ratio	vs Frequency	29
I_{OS}	Short-circuit output current	vs Supply voltage	30, 31
		vs Elapsed time	32, 33
		vs Free-air temperature	34, 35
I_{CC}	Supply current	vs Supply voltage	36
		vs Free-air temperature	37
	Voltage-follower pulse response	Small signal	38, 40
		Large signal	39, 41
V_n	Equivalent input noise voltage	vs Frequency	42
	Noise voltage (referred to input)	Over 10-second interval	43
B_1	Unity-gain bandwidth	vs Supply voltage	44
		vs Load capacitance	45
	Gain bandwidth product	vs Supply voltage	46
		vs Load capacitance	47
SR	Slew rate	vs Free-air temperature	48, 49
ϕ_m	Phase margin	vs Supply voltage	50, 51
		vs Load capacitance	52, 53
		vs Free-air temperature	54, 55
	Phase shift	vs Frequency	22 – 25



TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8








Figure 9

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS
 SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
**EXCALIBUR LOW-NOISE HIGH-SPEED
 PRECISION OPERATIONAL AMPLIFIERS**

SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

**TLE2037
 MAXIMUM PEAK-TO-PEAK
 OUTPUT VOLTAGE†
 vs
 FREQUENCY**




Figure 14

**MAXIMUM POSITIVE PEAK
 OUTPUT VOLTAGE
 vs
 LOAD RESISTANCE**




Figure 15

**MAXIMUM NEGATIVE PEAK
 OUTPUT VOLTAGE
 vs
 LOAD RESISTANCE**




Figure 16

**MAXIMUM POSITIVE PEAK
 OUTPUT VOLTAGE†
 vs
 FREE-AIR TEMPERATURE**




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

MAXIMUM NEGATIVE PEAK
 OUTPUT VOLTAGE†
 vs
 FREE-AIR TEMPERATURE




Figure 18

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION
 vs
 SUPPLY VOLTAGE




Figure 19

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION
 vs
 LOAD RESISTANCE




Figure 20


† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS


SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLE2027
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY



TLE2037
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLE2027
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY




Figure 23

TLE2037
LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY




Figure 24



TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
**EXCALIBUR LOW-NOISE HIGH-SPEED
 PRECISION OPERATIONAL AMPLIFIERS**

SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS





Figure 25



NOTE A: For this curve, the TLE2027 is $A_{VD} = 1$ and the TLE2037 is $A_{VD} = 5$.

Figure 26




Figure 27




Figure 28

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
**EXCALIBUR LOW-NOISE HIGH-SPEED
 PRECISION OPERATIONAL AMPLIFIERS**

SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

**SHORT-CIRCUIT OUTPUT CURRENT
 vs
 SUPPLY VOLTAGE**




Figure 29

**SHORT-CIRCUIT OUTPUT CURRENT
 vs
 SUPPLY VOLTAGE**




Figure 30

**SHORT-CIRCUIT OUTPUT CURRENT
 vs
 ELAPSED TIME**




Figure 31

**SHORT-CIRCUIT OUTPUT CURRENT
 vs
 ELAPSED TIME**




Figure 32



TYPICAL CHARACTERISTICS




Figure 33




Figure 34




Figure 35




Figure 36

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLE2027
VOLTAGE-FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE




Figure 37

TLE2027
VOLTAGE-FOLLOWER
LARGE-SIGNAL
PULSE RESPONSE




Figure 38

TLE2037
VOLTAGE-FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE




Figure 39

TLE2037
VOLTAGE-FOLLOWER
LARGE-SIGNAL
PULSE RESPONSE




Figure 40

TYPICAL CHARACTERISTICS

**EQUIVALENT INPUT NOISE VOLTAGE
 vs
 FREQUENCY**




Figure 41

**NOISE VOLTAGE
 (REFERRED TO INPUT)
 OVER A 10-SECOND INTERVAL**




Figure 42

**TLE2027
 UNITY-GAIN BANDWIDTH
 vs
 SUPPLY VOLTAGE**




Figure 43

**TLE2037
 GAIN-BANDWIDTH PRODUCT
 vs
 SUPPLY VOLTAGE**




Figure 44

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS




Figure 45




Figure 46




Figure 47




Figure 48

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS

**TLE2027
 PHASE MARGIN
 vs
 SUPPLY VOLTAGE**




Figure 49

**TLE2037
 PHASE MARGIN
 vs
 SUPPLY VOLTAGE**




Figure 50

**TLE2027
 PHASE MARGIN
 vs
 LOAD CAPACITANCE**




Figure 51

**TLE2037
 PHASE MARGIN
 vs
 LOAD CAPACITANCE**




Figure 52

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLE2027
PHASE MARGIN†
vs
FREE-AIR TEMPERATURE




Figure 53

TLE2037
PHASE MARGIN†
vs
FREE-AIR TEMPERATURE




Figure 54

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

APPLICATION INFORMATION

input offset voltage nulling

The TLE2027 and TLE2037 series offers external null pins that can be used to further reduce the input offset voltage. The circuits of Figure 55 can be connected as shown if the feature is desired. If external nulling is not needed, the null pins may be left disconnected.




Figure 55. Input Offset Voltage Nulling Circuits

voltage-follower applications

The TLE2027 circuitry includes input-protection diodes to limit the voltage across the input transistors; however, no provision is made in the circuit to limit the current if these diodes are forward biased. This condition can occur when the device is operated in the voltage-follower configuration and driven with a fast, large-signal pulse. It is recommended that a feedback resistor be used to limit the current to a maximum of 1 mA to prevent degradation of the device. Also, this feedback resistor forms a pole with the input capacitance of the device. For feedback resistor values greater than 10 kΩ, this pole degrades the amplifier phase margin. This problem can be alleviated by adding a capacitor (20 pF to 50 pF) in parallel with the feedback resistor (see Figure 56).




Figure 56. Voltage Follower

TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

SLOS192 – FEBRUARY 1997

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 6) and subcircuit in Figure 57, Figure 58, and Figure 59 were generated using the TLE20x7 typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Gain-bandwidth product
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).




Figure 57. Boyle Macromodel

PSpice and *Parts* are trademarks of MicroSim Corporation.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TLE2027, TLE2037, TLE2027A, TLE2037A, TLE2027Y, TLE2037Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS**

SLOS192 – FEBRUARY 1997

APPLICATION INFORMATION

macromodel information (continued)

```
.subckt TLE2027 1 2 3 4 5
*
  c1      11 12 4.003E-12
  c2      6  7 20.00E-12
  dc      5 53 dz
  de      54 5 dz
  dlp     90 91 dz
  dln     92 90 dx
  dp      4  3 dz
  egnd    99  0 poly(2) (3,0)
(4,0) 0 5 .5
  fb      7 99 poly(5) vb vc
ve vlp vln 0 954.8E6 -1E9 1E9 1E9
-1E9
  ga      6  0 11 12
2.062E-3
  gcm     0  6 10 99
531.3E-12
  iee     10  4 dc 56.01E-6
  hlim    90  0 vlim 1K
  q1      11  2 13 qx
                                     q2      12  1 14 qx
                                     r2      6  9 100.0E3
                                     rc1     3 11 530.5
                                     rc2     3 12 530.5
                                     re1    13 10 -393.2
                                     re2    14 10 -393.2
                                     ree    10 99 3.571E6
                                     ro1     8  5 25
                                     ro2     7 99 25
                                     rp      3  4 8.013E3
                                     vb      9  0 dc 0
                                     vc      3 53 dc 2.400
                                     ve      54  4 dc 2.100
                                     vlim    7  8 dc 0
                                     vlp     91  0 dc 40
                                     vln     0 92 dc 40
                                     .modeldx D(Is=800.0E-18)
                                     .modelqx NPN(Is=800.0E-18
                                     Bf=7.000E3)
                                     .ends
```

Figure 58. TLE2027 Macromodel Subcircuit

```
.subckt TLE2037 1 2 3 4 5
*
  c1      11 12 4.003E-12
  c2      6  7 7.500E-12
  dc      5 53 dz
  de      54 5 dz
  dlp     90 91 dz
  dln     92 90 dx
  dp      4  3 dz
  egnd    99  0 poly(2) (3,0)
(4,0) 0 .5 .5
  fb      7 99 poly(5) vb vc
ve vip vln 0 923.4E6 A800E6
800E6 800E6 A800E6
  ga      6  0 11 12 2.121E-3
  gcm     0  6 10 99 597.7E-12
  iee     10  4 dc 56.26E-6
  hlim    90  0 vlim 1K
  q1      11  2 13 qx
                                     q2      12  1 14 qx
                                     r2      6  9 100.0E3
                                     rc1     3 11 471.5
                                     rc2     3 12 471.5
                                     re1    13 10 A448
                                     re2    14 10 A448
                                     ree    10 99 3.555E6
                                     ro1     8  5 25
                                     ro2     7 99 25
                                     rp      3  4 8.013E3
                                     vb      9  0 dc 0
                                     vc      3 53 dc 2.400
                                     ve      54  4 dc 2.100
                                     vlim    7  8 dc 0
                                     vlp     91  0 dc 40
                                     vln     0 92 dc 40
                                     .model  dxD(Is=800.0E-18)
                                     .model  qxNPN(Is=800.0E-18
                                     Bf=7.031E3)
                                     .ends
```

Figure 59. TLE2037 Macromodel Subcircuit

TLE206x, TLE206xA, TLE206xB, TLE206xY EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

- **2 \times Bandwidth (2 MHz) of the TL06x and TL03x Operational Amplifiers**
- **Low Supply Current . . . 290 μ A/Ch Typ**
- **On-chip Offset Voltage Trimming for Improved DC Performance**
- **High Output Drive, Specified into 100- Ω Loads**
- **Lower Noise Floor Than Earlier Generations of Low-Power BiFETs**

description

The TLE206x series of low-power JFET-input operational amplifiers doubles the bandwidth of the earlier generation TL06x and TL03x BiFET families without significantly increasing power consumption. Texas Instruments Excalibur process also delivers a lower noise floor than the TL06x and TL03x. On-chip zener trimming of offset voltage yields precision grades for dc-coupled applications. The TL206x devices are pin-compatible with other TI BiFETs; they can be used to double the bandwidth of TL06x and TL03x circuits, or to reduce power consumption of TL05x, TL07x, and TL08x circuits by nearly 90%.

BiFET operational amplifiers offer the inherently-higher input impedance of the JFET-input transistors, without sacrificing the output drive associated with bipolar amplifiers. This makes them better suited for interfacing with high-impedance sensors or very low-level ac signals. They also feature inherently better ac response than bipolar or CMOS devices having comparable power consumption. The TLE206x family features a high-output-drive circuit capable of driving 100- Ω loads at supplies as low as ± 5 V. This makes them uniquely suited for driving transformer loads in modems and other applications requiring good ac characteristics, low power, and high output drive.

Because BiFET operational amplifiers are designed for use with dual power supplies, care must be taken to observe common-mode input voltage limits and output swing when operating from a single supply. DC biasing of the input signal is required and loads should be terminated to a virtual ground node at mid-supply. Texas Instruments TLE2426 integrated virtual ground generator is useful when operating BiFET amplifiers from single supplies.

The TLE206x are fully specified at ± 15 V and ± 5 V. For operation in low-voltage and/or single-supply systems, Texas Instruments LinCMOS families of operational amplifiers (TLC- and TLV-prefixes) are recommended. When moving from BiFET to CMOS amplifiers, particular attention should be paid to slew rate and bandwidth requirements, and output loading. The Texas Instrument TLV2432 and TLV2442 CMOS operational amplifiers are excellent choices to consider.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061 AVAILABLE OPTIONS

PACKAGED DEVICES								CHIP FORMS (Y)
T _A	V _{IOMAX} AT 25°C	SMALL OUTLINE† (D)	SSOP‡ (DB)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP‡ (PW)	
0°C to 70°C	500 μV	—	—	—	—	—	—	—
	1.5 mV	TLE2061ACD	—	—	—	TLE2061ACP	—	—
	3 mV	TLE2061CD	TLE2061CDBLE	—	—	TLE2061CP	TLE2061CPWLE	TLE2061Y
-40°C to 85°C	500 μV	—	—	—	—	—	—	—
	1.5 mV	TLE2061AID	—	—	—	TLE2061AIP	—	—
	3 mV	TLE2061ID	—	—	—	TLE2061IP	—	—
-55°C to 125°C	500 μV	—	—	—	—	—	—	—
	1.5 mV	TLE2061AMD	—	TLE2061AMFK	TLE2061AMJG	TLE2061AMP	—	—
	3 mV	TLE2061MD	—	TLE2061MFK	TLE2061MJG	TLE2061MP	—	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2061ACDR). Chips are tested at 25°C.

‡ The DB and PW packages are available left-end taped and reeled (indicated by the LE suffix on the device type (e.g., TLE2061CDBLE).

§ Chip forms are tested at 25°C only.

TLE2062 AVAILABLE OPTIONS

PACKAGED DEVICES						CHIP FORM‡ (Y)
T _A	V _{IOMAX} AT 25°C	SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	
0°C to 70°C	1 mV	TLE2062BCD	—	—	TLE2062BCP	—
	2 mV	TLE2062ACD	—	—	TLE2062ACP	—
	4 mV	TLE2062CD	—	—	TLE2062CP	TLE2062Y
-40°C to 85°C	1 mV	TLE2062BID	—	—	TLE2062BIP	—
	2 mV	TLE2062AID	—	—	TLE2062AIP	—
	4 mV	TLE2062ID	—	—	TLE2062IP	—
-55°C to 125°C	1 mV	TLE2062BMD	TLE2062BMFK	TLE2062BMJG	TLE2062BMP	—
	2 mV	TLE2062AMD	TLE2062AMFK	TLE2062AMJG	TLE2062AMP	—
	4 mV	TLE2062MD	TLE2062MFK	TLE2062MJG	TLE2062BMP	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2062ACDR).

‡ Chip forms are tested at 25°C only.

TLE2064 AVAILABLE OPTIONS

PACKAGED DEVICES					CHIP FORM‡ (Y)
T _A	V _{IOMAX} AT 25°C	SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	
0°C to 70°C	2 mV	—	—	—	TLE2064BCN
	4 mV	TLE2064ACD	—	—	TLE2064ACN
	6 mV	TLE2064CD	—	—	TLE2064CN
-40°C to 85°C	2 mV	—	—	—	TLE2064BIN
	4 mV	TLE2064AID	—	—	TLE2064AIN
	6 mV	TLE2064ID	—	—	TLE2064IN
-55°C to 125°C	2 mV	—	—	TLE2064BMJ	TLE2064BMN
	4 mV	TLE2064AMD	TLE2064AMFK	TLE2064AMJ	TLE2064AMN
	6 mV	TLE2064MD	TLE2064MFK	TLE2064MJ	TLE2064MN

† The D packages are available taped and reeled. Add R suffix to device type, (e.g., TLE2064ACDR).

‡ Chip forms are tested at 25°C only.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLE206x, TLE206xA, TLE206xB, TLE206xY EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997


TLE2061, TLE2061A, AND TLE2061B
D, DB, JG, P, OR PW PACKAGE
(TOP VIEW)




TLE2062, TLE2062A, TLE2062B
D, JG, OR P PACKAGE
(TOP VIEW)




TLE2064, TLE2064A, TLE2064B
D, J, OR N PACKAGE
(TOP VIEW)




TLE2061M, TLE2061AM, TLE2061BM
FK PACKAGE
(TOP VIEW)



TLE2062M, TLE2062AM, TLE2062BM
FK PACKAGE
(TOP VIEW)



TLE2064M, TLE2064AM, TLE2064BM
FK PACKAGE
(TOP VIEW)




NC – No internal connection

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2061. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




**TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS**

SLOS193 – FEBRUARY 1997

TLE2062Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2062. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




**TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS**


SLOS193 – FEBRUARY 1997

TLE2064Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2064. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic (each channel)



NOTES: A. OFFSET N1 AND OFFSET N2 are only available on the TLE2061x devices.
 B. Component values are nominal.

ACTUAL DEVICE COMPONENT COUNT			
COMPONENT	TLE2061	TLE2062	TLE2064
Transistors	43	42	42
Resistors	9	9	9
Diodes	1	2	2
Capacitors	3	3	3

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	19 V
Supply voltage, V_{CC-}	-19 V
Differential input voltage, V_{ID} (see Note 2)	± 38 V
Input voltage range, V_I (any input)	$\pm V_{CC}$
Input current, I_I (each input)	± 1 mA
Output current, I_O	± 80 mA
Total current into V_{CC+}	80 mA
Total current out of V_{CC-}	-80 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 85°C
M suffix	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, DB, P, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING	POWER RATING
D-8	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
D-14	950 mW	7.6 mW/°C	608 mW	494 mW	190 mW
DB	525 mW	4.2 mW/°C	336 mW	—	—
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW
PW	525 mW	4.2 mW/°C	336 mW	—	—

recommended operating conditions

	C SUFFIX		I SUFFIX		M SUFFIX		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{CC\pm}$	± 3.5	± 18	± 3.5	± 18	± 3.5	± 18	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} = \pm 5$ V		-1.6	4	-1.6	4	V
	$V_{CC\pm} = \pm 15$ V		-11	13	-11	13	
Operating free-air temperature, T_A	0	70	-40	85	-55	125	°C



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2061C TLE2061AC TLE2061BC			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.8	3.1	mV	
			Full range	4			
			25°C	0.6	2.6		
			Full range	3.5			
			25°C	0.5	1.9		
			Full range	2.4			
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	Full range	6		$\mu V/^\circ C$	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu V/mo$	
I_{IO}	Input offset current	$V_{IC} = 0, R_S = 50 \Omega$	25°C	1		pA	
			Full range	0.8		nA	
I_{IB}	Input bias current	$V_{IC} = 0, R_S = 50 \Omega$	25°C	3		pA	
			Full range	2		nA	
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V	
			Full range	-1.6 to 4		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	3.5	3.7	V	
			Full range	3.3			
		$R_L = 100 \Omega$	25°C	2.5	3.1		
			Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 k\Omega$	25°C	-3.7	-3.9	V	
			Full range	-3.3			
		$R_L = 100 \Omega$	25°C	-2.5	-2.7		
			Full range	-2			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8$ V, $R_L = 10 k\Omega$	25°C	15	80	V/mV	
			Full range	2			
		$V_O = 0$ to 2 V, $R_L = 100 \Omega$	25°C	0.75	45		
			Full range	0.5			
		$V_O = 0$ to -2 V, $R_L = 100 \Omega$	25°C	0.5	3		
			Full range	0.25			
r_i	Input resistance		25°C	10^{12}		Ω	
c_i	Input capacitance		25°C	4		pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C	280		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	65	82	dB	
			Full range	65			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	75			

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2061C TLE2061AC TLE2061BC			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C		280	325	μ A
		Full range			350	
ΔI_{CC} Supply-current change over operating temperature range		Full range		29		μ A

† Full range is 0°C to 70°C.

TLE2061C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2061C TLE2061AC TLE2061BC			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.2	3.4		V/ μ s
		Full range	2.1			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		59	100	nV/ \sqrt{Hz}
	$f = 1$ kHz, $R_S = 20$ Ω			43	60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μ V
I_n Equivalent input noise current	$f = 1$ kHz	25°C		1		fA/ \sqrt{Hz}
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10$ kHz, $V_{O(PP)} = 2$ V, $R_L = 10$ k Ω	25°C		0.025%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		1.8		MHz
	$R_L = 100$ Ω , $C_L = 100$ pF			1.3		
t_s Settling time	0.1%	25°C		5		μ s
	0.01%			10		
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C		140		kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		58°		
	$R_L = 100$ Ω , $C_L = 100$ pF			75°		

† Full range is 0°C to 70°C.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A [†]	TLE2061C TLE2061AC TLE2061BC			UNIT
				MIN	TYP	MAX	
V _{IO}	Input offset voltage	V _{IC} = 0, R _S = 50 kΩ	25°C	0.6		3	mV
			Full range			3.9	
			25°C	0.5		1.5	
			Full range			2.5	
			25°C	0.3		0.5	
			Full range			1	
αV _{IO}	Temperature coefficient of input offset voltage		Full range	6		μV/°C	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		μV/mo	
I _{IO}	Input offset current		25°C	2		pA	
			Full range	1		nA	
I _{IB}	Input bias current		25°C	4		pA	
			Full range	3		nA	
V _{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V _{OM+}	Maximum positive peak output voltage swing	R _L = 10 kΩ	25°C	13.2	13.7	V	
			Full range	13			
		R _L = 600 Ω	25°C	12.5	13.2		
			Full range	12			
V _{OM-}	Maximum negative peak output voltage swing	R _L = 10 kΩ	25°C	-13.2	-13.7	V	
			Full range	-13			
		R _L = 600 Ω	25°C	-12.5	-13		
			Full range	-12			
A _{VD}	Large-signal differential voltage amplification	V _O = ±10 V, R _L = 10 kΩ	25°C	30	230	V/mV	
			Full range	20			
		V _O = 0 to 8 V, R _L = 600 Ω	25°C	25	100		
			Full range	10			
		V _O = 0 to -8 V, R _L = 600 Ω	25°C	3	25		
			Full range	1			
r _i	Input resistance		25°C	10 ¹²		Ω	
c _i	Input capacitance		25°C	4		pF	
z _o	Open-loop output impedance	I _O = 0	25°C	280		Ω	
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	72	90	dB	
			Full range	70			
k _{SVR}	Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, R _S = 50 Ω	25°C	75	93	dB	
			Full range	75			

[†] Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2061C TLE2061AC TLE2061BC			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C		290	350	μ A
		Full range			375	
ΔI_{CC} Supply-current change over operating temperature range		Full range		34		μ A

† Full range is 0°C to 70°C.

TLE2061C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2061C TLE2061AC TLE2061BC			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.6	3.4		V/ μ s
		Full range	2.5			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		70	100	nV/ \sqrt{Hz}
	$f = 1$ kHz, $R_S = 20$ Ω			40	60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μ V
I_n Equivalent input noise current	$f = 1$ kHz	25°C		1.1		fA/ \sqrt{Hz}
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10$ kHz, $V_{O(PP)} = 2$ V, $R_L = 10$ k Ω	25°C		0.025%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		2		MHz
	$R_L = 600$ Ω , $C_L = 100$ pF			1.5		
t_s Settling time	0.1%	25°C		5		μ s
	0.01%			10		
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C		40		kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		60°		
	$R_L = 600$ Ω , $C_L = 100$ pF			70°		

† Full range is 0°C to 70°C.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE20611 electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A †	TLE20611, TLE2061AI TLE2061BI			UNIT	
				MIN	TYP	MAX		
V _{IO}	Input offset voltage	TLE20611	25°C	0.8		3.1	mV	
				Full range		4.4		
				TLE2061AI	0.6			2.6
					Full range			3.9
				TLE2061BI	0.5			1.9
					Full range			2.7
α _{VIO}	Temperature coefficient of input offset voltage	V _{IC} = 0, R _S = 50 Ω	Full range	6		μV/°C		
Input offset voltage long-term drift (see Note 4)			25°C	0.04		μV/mo		
I _{IO}	Input offset current		25°C	1		pA		
			Full range	2		nA		
I _{IB}	Input bias current		25°C	3		pA		
			Full range	4		nA		
V _{ICR}	Common-mode input voltage range	25°C	-1.6 to 4	-2 to 6		V		
		Full range	-1.6 to 4			V		
V _{OM+}	Maximum positive peak output voltage swing	R _L = 10 kΩ	25°C	3.5	3.7	V		
			Full range	3.1				
		R _L = 100 Ω	25°C	2.5	3.1			
			Full range	2				
V _{OM-}	Maximum negative peak output voltage swing	R _L = 10 kΩ	25°C	-3.7	-3.9	V		
			Full range	-3.1				
		R _L = 100 Ω	25°C	-2.5	-2.7			
			Full range	-2				
A _{VD}	Large-signal differential voltage amplification	V _O = ±2.8 V, R _L = 10 kΩ	25°C	15	80	V/mV		
			Full range	2				
		V _O = 0 to 2 V, R _L = 100 Ω	25°C	0.75	45			
			Full range	0.5				
		V _O = 0 to -2 V, R _L = 100 Ω	25°C	0.5	3			
			Full range	0.25				
r _i	Input resistance		25°C	10 ¹²		Ω		
c _i	Input capacitance		25°C	4		pF		
z _o	Open-loop output impedance	I _O = 0	25°C	280		Ω		
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	82	dB		
			Full range	65				
k _{SVR}	Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, R _S = 50 Ω	25°C	75	93	dB		
			Full range	65				
I _{CC}	Supply current	V _O = 0, No load	25°C	280	325	μA		
			Full range	350				
ΔI _{CC}	Supply-current change over operating temperature range		Full range	29		μA		

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE20611 operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE20611 TLE2061AI TLE2061BI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	2.2	3.4		V/ μ s
		Full range	1.7			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\text{ Hz}$, $R_S = 20\ \Omega$	25°C		59	100	nV/ $\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$, $R_S = 20\ \Omega$			43	60	
$V_N(PP)$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	1.1		μ V	
I_n Equivalent input noise current	$f = 1\text{ kHz}$	25°C	1		fA/ $\sqrt{\text{Hz}}$	
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10\text{ kHz}$, $V_{O(PP)} = 2\text{ V}$, $R_L = 10\text{ k}\Omega$	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	1.8		MHz	
	$R_L = 100\ \Omega$, $C_L = 100\text{ pF}$		1.3			
t_s Settling time	0.1%	25°C	5		μ s	
	0.01%		10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10\text{ k}\Omega$	25°C	140		kHz	
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	58°			
	$R_L = 100\ \Omega$, $C_L = 100\text{ pF}$		75°			

† Full range is -40°C to 85°C .

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE20611 electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE20611, TLE2061AI TLE2061BI			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage		25°C	TLE20611		mV		
				Full range			0.6	3
							4.3	
				TLE2061AI			0.5	1.5
				Full range			2.9	
				TLE2061BI			0.3	0.5
		Full range		1.3				
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0,$ $R_S = 50\ \Omega$	Full range	6		$\mu\text{V}/^\circ\text{C}$		
Input offset voltage long-term drift (see Note 4)				0.04		$\mu\text{V}/\text{mo}$		
I_{IO}				2		pA		
Full range				3		nA		
I_{IB}		25°C		4		pA		
Full range				5		nA		
V_{ICR}		25°C		-11 to 13	-12 to 16	V		
Common-mode input voltage range		Full range		-11 to 13		V		
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	13.2	13.7	V		
			Full range		13			
		$R_L = 600\ \Omega$	25°C	12.5	13.2			
			Full range		12			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	-13.2	-13.7	V		
			Full range		-13			
		$R_L = 600\ \Omega$	25°C	-12.5	-13			
			Full range		-12			
A_{VD}	Large-signal differential voltage amplification		25°C	$V_O = \pm 10\ \text{V},$ $R_L = 10\ \text{k}\Omega$		V/mV		
				Full range			20	
				$V_O = 0\ \text{to}\ 8\ \text{V},$ $R_L = 600\ \Omega$			25	100
				Full range			10	
				$V_O = 0\ \text{to}\ -8\ \text{V},$ $R_L = 600\ \Omega$			3	25
				Full range			01	
r_i	Input resistance		25°C	10^{12}		Ω		
c_i	Input capacitance		25°C	4		pF		
z_o	Open-loop output impedance	$I_O = 0$	25°C	280		Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}},$ $R_S = 50\ \Omega$	25°C	72	90	dB		
			Full range		65			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V},$ $R_S = 50\ \Omega$	25°C	75	93	dB		
			Full range		65			
I_{CC}	Supply current		25°C	290	350	μA		
			Full range		375			
ΔI_{CC}	Supply-current change over operating temperature range	$V_O = 0,$ No load	Full range	34		μA		

† Full range is -40°C to 85°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE20611 operating characteristics at specified free-air temperature, $V_{CC} \pm \pm 15\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE20611 TLE2061AI TLE2061BI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	2.6	3.4		V/ μ s
		Full range	2.1			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\text{ Hz}$, $R_S = 20\ \Omega$	25°C	70		100	nV/ $\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$, $R_S = 20\ \Omega$		40		60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	1.1		μ V	
I_n Equivalent input noise current	$f = 1\text{ kHz}$	25°C	1.1		fA/ $\sqrt{\text{Hz}}$	
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10\text{ kHz}$, $V_{O(PP)} = 2\text{ V}$, $R_L = 10\text{ k}\Omega$	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	2		MHz	
	$R_L = 600\ \Omega$, $C_L = 100\text{ pF}$		1.5			
t_s Settling time	0.1%	25°C	5		μ s	
	0.01%		10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10\text{ k}\Omega$	25°C	40		kHz	
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	60°			
	$R_L = 600\ \Omega$, $C_L = 100\text{ pF}$		70°			

† Full range is -40°C to 85°C .



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
SLOS193 – FEBRUARY 1997

TLE2061M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2061M TLE2061AM TLE2061BM			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.8	3.1	mV	
			Full range	6			
			25°C	0.6	2.6		
			Full range	4.6			
			25°C	0.5	1.9		
			Full range	3.1			
αV_{IO} Temperature coefficient of input offset voltage		$V_{IC} = 0, R_S = 50 \Omega$	Full range	6		$\mu V/^\circ C$	
Input offset voltage long-term drift (see Note 4)			25°C	0.04		$\mu V/mo$	
I_{IO} Input offset current			25°C	1		pA	
I_{IB} Input bias current			Full range	15		nA	
			25°C	3		pA	
V_{ICR} Common-mode input voltage range			Full range	30		nA	
		25°C	-1.6 to 4	-2 to 6	V		
V_{OM+} Maximum positive peak output voltage swing		$R_L = 10 k\Omega$	25°C	3.5	3.7	V	
			Full range	3			
V_{OM+} Maximum positive peak output voltage swing		$R_L = 600 \Omega$	25°C	2.5	3.6	V	
			Full range	2			
V_{OM+} Maximum positive peak output voltage swing		$R_L = 100 \Omega$	25°C	2.5	3.1	V	
			Full range	2			
V_{OM-} Maximum negative peak output voltage swing		$R_L = 10 k\Omega$	25°C	-3.5	-3.9	V	
			Full range	-3			
V_{OM-} Maximum negative peak output voltage swing		FK and JG packages	$R_L = 600 \Omega$	25°C	-2.5	-3.5	V
			Full range	-2			
V_{OM-} Maximum negative peak output voltage swing		D and P packages	$R_L = 100 \Omega$	25°C	-2.5	-2.7	V
			Full range	-2			
A_{VD} Large-signal differential voltage amplification		$V_O = \pm 2.8$ V, $R_L = 10 k\Omega$	25°C	15	80	V/mV	
			Full range	2			
		FK and JG packages	$V_O = 0$ to 2.5 V, $R_L = 600 \Omega$	25°C	1		65
			Full range	0.5			
		FK and JG packages	$V_O = 0$ to -2.5 V, $R_L = 600 \Omega$	25°C	1		16
			Full range	0.5			
		D and P packages	$V_O = 0$ to 2 V, $R_L = 100 \Omega$	25°C	0.75		45
			Full range	0.5			
		D and P packages	$V_O = 0$ to -2 V, $R_L = 100 \Omega$	25°C	0.5		3
			Full range	0.25			

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2061M TLE2061AM TLE2061BM			UNIT
			MIN	TYP	MAX	
r_i Input resistance		25°C	10 ¹²			Ω
c_i Input capacitance		25°C	4			pF
z_o Open-loop output impedance	$I_O = 0$	25°C	280			Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	65	82		dB
		Full range	60			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	75	93		dB
		Full range	65			
I_{CC} Supply current	$V_O = 0$, No load	25°C	280	325		μA
		Full range	350			
ΔI_{CC} Supply-current change over operating temperature range		Full range	39			μA

† Full range is –55°C to 125°C.

TLE2061M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2061M TLE2061AM TLE2061BM			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	3.4			V/μs
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\text{ Hz}$, $R_S = 20\ \Omega$	59			nV/√Hz
	$f = 1\text{ kHz}$, $R_S = 20\ \Omega$	43			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to } 10\text{ Hz}$	1.1			μV
I_n Equivalent input noise current	$f = 1\text{ kHz}$	1			fA/√Hz
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10\text{ kHz}$, $V_{O(PP)} = 2\text{ V}$, $R_L = 10\text{ k}\Omega$	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	1.8			MHz
	$R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	1.3			
t_s Settling time	0.1%	5			μs
	0.01%	10			
BOM Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10\text{ k}\Omega$	140			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	58°			
	$R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	75°			



TLE206x, TLE206xA, TLE206xB, TLE206xY EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2061M, TLE2061AM TLE2061BM			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage		25°C	TLE2061M		0.6	3	mV
				Full range		6		
				TLE2061AM		0.5	1.5	
				Full range		3.6		
				TLE2061BM		0.3	0.5	
				Full range		1.7		
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0,$ $R_S = 50 \Omega$	Full range	6			$\mu V/^\circ C$	
	Input offset voltage long-term drift (see Note 4)			25°C	0.04		$\mu V/mo$	
I_{IO}	Input offset current			25°C	2		pA	
				Full range	20		nA	
I_{IB}	Input bias current			25°C	4		pA	
				Full range	40		nA	
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V		
			Full range	-11 to 13		V		
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	13	13.7	V		
			Full range	12.5				
		$R_L = 600 \Omega$	25°C	12.5	13.2			
			Full range	12				
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	-13	-13.7	V		
			Full range	-12.5				
		$R_L = 600 \Omega$	25°C	-12.5	-13			
			Full range	-12				
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V},$ $R_L = 10 \text{ k}\Omega$	25°C	30	230	V/mV		
			Full range	20				
		$V_O = 0 \text{ to } 8 \text{ V},$ $R_L = 600 \Omega$	25°C	25	100			
			Full range	7				
		$V_O = 0 \text{ to } -8 \text{ V},$ $R_L = 600 \Omega$	25°C	3	25			
			Full range	1				
r_i	Input resistance		25°C	10 ¹²		Ω		
c_j	Input capacitance		25°C	4		pF		
z_o	Open-loop output impedance	$I_O = 0$	25°C	280		Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50 \Omega$	25°C	72	90	dB		
			Full range	65				
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V},$ $R_S = 50 \Omega$	25°C	75	93	dB		
			Full range	65				

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continue)

PARAMETER	TEST CONDITIONS	T_A †	TLE2061M, TLE2061AM TLE2061BM			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	290		350	μA
		Full range			375	
ΔI_{CC} Supply-current change over operating temperature range		Full range	46			μA

† Full range is $-55^\circ C$ to $125^\circ C$.

TLE2061M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2061M TLE2061AM TLE2061BM			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2	3.4		V/ μs
		Full range	1.8			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C	70		nV/\sqrt{Hz}	
	$f = 1$ kHz, $R_S = 20$ Ω	25°C	40			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C	1.1		μV	
I_n Equivalent input noise current	$f = 1$ kHz	25°C	1.1		fA/ \sqrt{Hz}	
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10$ kHz, $V_{O(PP)} = 2$ V, $R_L = 10$ k Ω	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2		MHz	
	$R_L = 600$ Ω , $C_L = 100$ pF	25°C	1.5			
t_s Settling time	0.1%	25°C	5		μs	
	0.01%	25°C	10			
BOM Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C	40		kHz	
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	60°			
	$R_L = 600$ Ω , $C_L = 100$ pF	25°C	70°			

† Full range is $-55^\circ C$ to $125^\circ C$.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2061Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2061Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$	0.6	3		mV
αV_{IO} Input offset voltage long-term drift (see Note 4)		0.04			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		2			μA
I_B Input bias current		4			μA
V_{ICR} Common-mode input voltage range		-11 to 13	-12 to 16		V
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	13.2	13.7		V
	$R_L = 600\ \Omega$	12.5	13.2		
V_{OM-} Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	-13.2	-13.7		V
	$R_L = 600\ \Omega$	-12.5	-13		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$, $R_L = 10\ \text{k}\Omega$	30	230		V/mV
	$V_O = 0$ to $8\ \text{V}$, $R_L = 600\ \Omega$	25	100		
	$V_O = 0$ to $-8\ \text{V}$, $R_L = 600\ \Omega$	3	25		
r_i Input resistance		10 ¹²			Ω
c_i Input capacitance		4			pF
z_o Open-loop output impedance	$I_O = 0$	280			Ω
CMRR Common-mode rejection ratio	$R_S = 50\ \Omega$, $V_{IC} = V_{ICRmin}$	72	90		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V}$, $R_S = 50\ \Omega$	75	93		dB
I_{CC} Supply current	$V_O = 0$, No load	290	350		μA

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2061Y operating characteristics at $V_{CC\pm} = \pm 15\ \text{V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2061Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$	2.6	3.4		V/ μs
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\ \text{Hz}$, $R_S = 20\ \Omega$	70			nV/ $\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$, $R_S = 20\ \Omega$	40			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{Hz}$ to $10\ \text{Hz}$	1.1			μV
I_n Equivalent input noise current	$f = 1\ \text{Hz}$	1.1			fA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10\ \text{kHz}$, $V_{O(PP)} = 2\ \text{V}$, $R_L = 10\ \text{k}\Omega$	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$	2			MHz
	$R_L = 600\ \Omega$, $C_L = 100\ \text{pF}$	1.5			
t_s Settling time	0.1%	5			μs
	0.01%	10			
BOM Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10\ \text{k}\Omega$	40			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$	60°			
	$R_L = 600\ \Omega$, $C_L = 100\ \text{pF}$	70°			



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2062C TLE2062AC TLE2062BC			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	1		5	mV
			Full range			5.9	
			25°C	0.9		4	
			Full range			4.9	
			25°C	0.7		3	
			Full range			3.9	
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	Full range	6		$\mu V/^\circ C$	
Input offset voltage long-term drift (see Note 4)			25°C	0.04		$\mu V/mo$	
I_{IO}	Input offset current		25°C	1		pA	
			Full range			0.8	
I_{IB}	Input bias current		25°C	3		pA	
			Full range			2	
V_{ICR}	Common-mode input voltage range	25°C	-1.6 to 4	-2 to 6	V		
		Full range	-1.6 to 4		V		
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	3.5	3.7	V	
			Full range	3.3			
			25°C	2.5	3.1		
			Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	-3.7	-3.9	V	
			Full range	-3.3			
			25°C	-2.5	-2.7		
			Full range	-2			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8 \text{ V}, R_L = 10 \text{ k}\Omega$	25°C	15	80	V/mV	
			Full range	2			
		$V_O = 0 \text{ to } 2 \text{ V}, R_L = 100 \Omega$	25°C	0.75	45		
			Full range	0.5			
		$V_O = 0 \text{ to } -2 \text{ V}, R_L = 100 \Omega$	25°C	0.5	3		
			Full range	0.25			
r_i	Input resistance		25°C	10 ¹²		Ω	
c_i	Input capacitance		25°C	4		pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C	560		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	65	82	dB	
			Full range	65			
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V}, R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	75			

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TLE2062C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2062C TLE2062AC TLE2062BC			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	560	620		μA
		Full range	635			
ΔI_{CC} Supply-current change over operating temperature range		Full range	26			μA

† Full range is 0°C to 70°C.

TLE2062C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2062C TLE2062AC TLE2062BC			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.2	3.4		V/ μs
		Full range	2.1			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		59	100	nV/ \sqrt{Hz}
	$f = 1$ kHz, $R_S = 20$ Ω	25°C		43	60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μV
I_n Equivalent input noise current	$f = 1$ kHz	25°C		1		fA/ \sqrt{Hz}
THD Total harmonic distortion	$V_{O(PP)} = 2$ V, $R_L = 10$ k Ω , $A_{VD} = 2$, $f = 10$ kHz	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	1.8			MHz
	$R_L = 100$ Ω , $C_L = 100$ pF	25°C	1.3			
Settling time	0.1%	25°C	5			μs
	0.01%	25°C	10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C	140			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	58°			
	$R_L = 100$ Ω , $C_L = 100$ pF	25°C	75°			

† Full range is 0°C to 70°C.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A †	TLE2062C TLE2062AC TLE2062BC			UNIT
				MIN	TYP	MAX	
V _{IO}	Input offset voltage	V _{IC} = 0, R _S = 50 Ω	25°C	0.9	4	mV	
			Full range	4.9			
			25°C	0.8	2		
			Full range	2.9			
			25°C	0.5	1		
			Full range	1.9			
αV _{IO}	Temperature coefficient of input offset voltage	V _{IC} = 0, R _S = 50 Ω	Full range	6		μV/°C	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		μV/mo	
I _{IO}	Input offset current		25°C	2		pA	
I _{IB}	Input bias current		Full range	1		nA	
			25°C	4		pA	
Full range	3		nA				
V _{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V _{OM+}	Maximum positive peak output voltage swing	R _L = 10 kΩ	25°C	13.2	13.7	V	
			Full range	13			
		R _L = 600 Ω	25°C	12.5	13.2		
			Full range	12			
V _{OM-}	Maximum negative peak output voltage swing	R _L = 10 kΩ	25°C	-13.2	-13.7	V	
			Full range	-13			
		R _L = 600 Ω	25°C	-12.5	-13		
			Full range	-12			
A _{VD}	Large-signal differential voltage amplification	V _O = ± 10 V, R _L = 10 kΩ	25°C	30	230	V/mV	
			Full range	20			
		V _O = 0 to 8 V, R _L = 600 Ω	25°C	25	100		
			Full range	10			
		V _O = 0 to -8 V, R _L = 600 Ω	25°C	3	25		
			Full range	1			
r _i	Input resistance		25°C	10 ¹²		Ω	
c _i	Input capacitance		25°C	4		pF	
Z _O	Open-loop output impedance	I _O = 0	25°C	560		Ω	
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	72	90	dB	
			Full range	70			
k _{SVR}	Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ± 5 V to ± 15 V, R _S = 50 Ω	25°C	75	93	dB	
			Full range	75			

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2062C TLE2062AC TLE2062BC			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$ V, No load	25°C		625	690	μA
		Full range			715	
ΔI_{CC} Supply-current change over operating temperature range		Full range		36		μA

† Full range is 0°C to 70°C.

TLE2062C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2062C TLE2062AC TLE2062BC			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	2.6	3.4		V/μs
		Full range	2.5			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		70	100	nV/√Hz
	$f = 1$ kHz, $R_S = 20$ Ω	25°C		40	60	
$V_N(PP)$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μV
I_n Equivalent input noise current	$f = 1$ kHz	25°C		1.1		fA/√Hz
THD Total harmonic distortion	$V_O(PP) = 2$ V, $R_L = 10$ kΩ, $A_{VD} = 2$, $f = 10$ kHz	25°C		0.025%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ kΩ, $C_L = 10.0$ pF	25°C		2		MHz
	$R_L = 600$ Ω, $C_L = 100$ pF	25°C		1.5		
Settling time	0.1%	25°C		5		μs
	0.01%	25°C		10		
BOM Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ kΩ	25°C		40		kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C		60°		
	$R_L = 600$ Ω, $C_L = 100$ pF	25°C		70°		

† Full range is 0°C to 70°C.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2062I TLE2062AI TLE2062BI			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$	25°C	1	5	mV	
			Full range	6.3			
			25°C	0.9	4		
			Full range	5.3			
			25°C	0.7	3		
			Full range	4.3			
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$	Full range	6		$\mu V/^\circ C$	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu V/mo$	
I_{IO}	Input offset current		25°C	1		pA	
			Full range	2		nA	
I_{IB}	Input bias current		25°C	3		pA	
			Full range	4		nA	
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V	
			Full range	-1.6 to 4		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	3.5	3.7	V	
			Full range	3.1			
		$R_L = 100 \Omega$	25°C	2.5	3.1		
			Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 k\Omega$	25°C	-3.7	-3.9	V	
			Full range	-3.1			
		$R_L = 100 \Omega$	25°C	-2.5	-2.7		
			Full range	-2			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8$ V, $R_L = 10 k\Omega$	25°C	15	80	V/mV	
			Full range	2			
		$V_O = 0$ to 2 V, $R_L = 100 \Omega$	25°C	0.75	45		
			Full range	0.5			
		$V_O = 0$ to -2 V, $R_L = 100 \Omega$	25°C	0.5	3		
			Full range	0.25			
r_i	Input resistance		25°C	10 ¹²		Ω	
c_i	Input capacitance		25°C	4		pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C	560		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50 \Omega$	25°C	65	82	dB	
			Full range	65			
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	65			

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2062I TLE2062AI TLE2062BI			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C		560	620	μA
		Full range		640		
ΔI_{CC} Supply-current change over operating temperature range		Full range		54		μA

† Full range is -40°C to 85°C .

TLE2062I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2062I TLE2062AI TLE2062BI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	2.2	3.4		V/μs
		Full range	1.7			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\text{ Hz}$, $R_S = 20\ \Omega$	25°C		59	100	$nV/\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$, $R_S = 20\ \Omega$	25°C		43	60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz}$ to 10 Hz	25°C		1.1		μV
I_n Equivalent input noise current	$f = 1\text{ kHz}$	25°C		1		$fA/\sqrt{\text{Hz}}$
THD Total harmonic distortion	$V_{O(PP)} = 2\text{ V}$, $R_L = 10\text{ k}\Omega$, $A_{VD} = 2$, $f = 10\text{ kHz}$	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	1.8			MHz
	$R_L = 100\ \Omega$, $C_L = 100\text{ pF}$	25°C	1.3			
Settling time	0.1%	25°C	5			μs
	0.01%	25°C	10			
BOM Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10\text{ k}\Omega$	25°C	140			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	58°			
	$R_L = 100\ \Omega$, $C_L = 100\text{ pF}$	25°C	75°			

† Full range is -40°C to 85°C .

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A^\dagger	TLE2062I TLE2062AI TLE2062BI			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.9		4	mV
			Full range			5.3	
			25°C	0.8		2	
			Full range			3.3	
			25°C	0.5		1	
			Full range			2.3	
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	Full range	6		$\mu V/^\circ C$	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu V/mo$	
I_{IO}	Input offset current		25°C	2		pA	
			Full range			3	nA
I_{IB}	Input bias current		25°C	4		pA	
			Full range			5	nA
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	13.2	13.7	V	
			Full range	13			
		$R_L = 600 \Omega$	25°C	12.5	13.2		
			Full range	12			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 k\Omega$	25°C	-13.2	-13.7	V	
			Full range	-13			
		$R_L = 600 \Omega$	25°C	-12.5	-13		
			Full range	-12			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	30	230	V/mV	
			Full range	20			
		$V_O = 0$ to 8 V, $R_L = 600 \Omega$	25°C	25	100		
			Full range	10			
		$V_O = 0$ to -8 V, $R_L = 600 \Omega$	25°C	3	25		
			Full range	1			
r_i	Input resistance		25°C	10 ¹²	Ω		
c_i	Input capacitance		25°C	4	pF		
z_o	Open-loop output impedance	$I_O = 0$	25°C	560	Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	72	90	dB	
			Full range	65			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	65			

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2062I TLE2062AI TLE2062BI			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C		625	690	μA
		Full range			720	
ΔI_{CC} Supply-current change over operating temperature range		Full range		74		μA

† Full range is -40°C to 85°C .

TLE2062I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2062I TLE2062AI TLE2062BI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	2.6	3.4		V/μs
		Full range	2.1			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		70	100	$nV/\sqrt{\text{Hz}}$
	$f = 1$ kHz, $R_S = 20$ Ω	25°C		40	60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μV
I_n Equivalent input noise current	$f = 1$ kHz	25°C		1.1		fA/√Hz
THD Total harmonic distortion	$V_{O(PP)} = 2$ V, $R_L = 10$ kΩ, $A_{VD} = 2$, $f = 10$ kHz	25°C		0.025%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C		2		MHz
	$R_L = 600$ Ω, $C_L = 100$ pF	25°C		1.5		
Settling time	0.1%	25°C		5		μs
	0.01%	25°C		10		
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ kΩ	25°C		40		kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C		60°		
	$R_L = 600$ Ω, $C_L = 100$ pF	25°C		70°		

† Full range is -40°C to 85°C .

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER		TEST CONDITIONS	T_A †	TLE2062M TLE2062AM TLE2062BM			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1		5	mV	
			Full range			7		
			25°C	0.9		4		
			Full range			6		
			25°C	0.7		3		
			Full range			5		
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	Full range	6		$\mu\text{V}/^\circ\text{C}$		
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu\text{V}/\text{mo}$		
I_{IO}	Input offset current		25°C	1		pA		
			Full range			15	nA	
I_{IB}	Input bias current		25°C	3		pA		
			Full range			30	nA	
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V		
			Full range	-1.6 to 4		V		
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	3.5	3.7	V		
			Full range	3				
			FK and JG packages	$R_L = 600\ \Omega$	25°C		2.5	3.6
				Full range	2			
			D and P packages	$R_L = 100\ \Omega$	25°C		2.5	3.1
				Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	-3.5	-3.9	V		
			Full range	-3				
			FK and JG packages	$R_L = 600\ \Omega$	25°C		-2.5	-3.5
				Full range	-2			
			D and P packages	$R_L = 100\ \Omega$	25°C		-2.5	-2.7
				Full range	-2			
A_{VD}	Large-signal differential voltage amplification		$V_O = \pm 2.8\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	15	80	V/mV	
				Full range	2			
			FK and JG packages	$V_O = 0\ \text{to}\ 2.5\ \text{V}, R_L = 600\ \Omega$	25°C	1		65
					Full range	0.5		
				$V_O = 0\ \text{to}\ -2.5\ \text{V}, R_L = 600\ \Omega$	25°C	1		16
					Full range	0.5		
			D and P packages	$V_O = 0\ \text{to}\ 2\ \text{V}, R_L = 100\ \Omega$	25°C	0.75		45
					Full range	0.5		
				$V_O = 0\ \text{to}\ -2\ \text{V}, R_L = 100\ \Omega$	25°C	0.5		3
					Full range	0.25		

† Full range is -55°C to 125°C .
 NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2062M TLE2062AM TLE2062BM			UNIT
			MIN	TYP	MAX	
r_i Input resistance		25°C	10 ¹²			Ω
c_i Input capacitance		25°C	4			pF
z_o Open-loop output impedance	$I_O = 0$	25°C	560			Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$ $R_S = 50 \Omega$	25°C	65	82		dB
		Full range	60			
kSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93		dB
		Full range	65			
I_{CC} Supply current (two amplifiers)	$V_O = 0$, No load	25°C	560	620		μA
		Full range	650			
ΔI_{CC} Supply-current change over operating temperature range (two amplifiers)		Full range	72			μA

† Full range is -55°C to 125°C.

TLE2062M operating characteristics at specified free-air temperature, $T_A = 25^\circ\text{C}$, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	TLE2062M TLE2062AM TLE2062BM			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	3.4			V/μs
V_n Equivalent input noise voltage (see Figure 2)	$f = 10 \text{ Hz}$, $R_S = 20 \Omega$	59			nV/√Hz
	$f = 1 \text{ kHz}$, $R_S = 20 \Omega$	43			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	1.1			μV
I_n Equivalent input noise current	$f = 1 \text{ kHz}$	1			fA/√Hz
THD Total harmonic distortion	$V_{O(PP)} = 2 \text{ V}$, $R_L = 10 \text{ k}\Omega$, $A_{VD} = 2$, $f = 10 \text{ kHz}$	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	1.8			MHz
	$R_L = 600 \Omega$, $C_L = 100 \text{ pF}$	1.3			
Settling time	0.1%	5			μs
	0.01%	10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10 \text{ k}\Omega$	140			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	58°			
	$R_L = 600 \Omega$, $C_L = 100 \text{ pF}$	75°			

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2062M TLE2062AM TLE2062BM			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	0.9	4	mV	
			Full range		6		
			25°C	0.8	2		
			Full range		4		
			25°C	0.5	1		
			Full range		3		
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	Full range	6		$\mu\text{V}/^\circ\text{C}$	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu\text{V}/\text{mo}$	
I_{IO}	Input offset current		25°C	2		pA	
			Full range		20	nA	
I_{IB}	Input bias current		25°C	4		pA	
			Full range		40	nA	
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	13	13.7	V	
			Full range	12.5			
		$R_L = 600\ \Omega$	25°C	12.5	13.2		
			Full range	11			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	-13	-13.7	V	
			Full range	-12.5			
		$R_L = 600\ \Omega$	25°C	-12.5	-13		
			Full range	-11			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	30	230	V/mV	
			Full range	20			
		$V_O = 0\ \text{to}\ 8\ \text{V}, R_L = 600\ \Omega$	25°C	25	100		
			Full range	7			
		$V_O = 0\ \text{to}\ -8\ \text{V}, R_L = 600\ \Omega$	25°C	3	25		
			Full range	1			
r_i	Input resistance		25°C		10^{12}	Ω	
c_i	Input capacitance		25°C		4	pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C		560	Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}, R_S = 50\ \Omega$	25°C	72	90	dB	
			Full range	65			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, R_S = 50\ \Omega$	25°C	75	93	dB	
			Full range	65			

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2062M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2062M TLE2062AM TLE2062BM			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C		625	690	μA
		Full range		730		
ΔI_{CC} Supply-current change over operating temperature range		Full range		97		μA

† Full range is –55°C to 125°C.

TLE2062M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2062M TLE2062AM TLE2062BM			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	2	3.4		V/μs
		Full range	1.8			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C	70			nV/√Hz
	$f = 1$ kHz, $R_S = 20$ Ω	25°C	40			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C	1.1			μV
I_n Equivalent input noise current	$f = 1$ kHz	25°C	1.1			fA/√Hz
THD Total harmonic distortion	$V_O(PP) = 2$ V, $R_L = 10$ kΩ, $A_{VD} = 2$, $f = 10$ kHz	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	2			MHz
	$R_L = 600$ Ω, $C_L = 100$ pF	25°C	1.5			
Settling time	0.1%	25°C	5			μs
	0.01%	25°C	10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ kΩ	25°C	40			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	60°			
	$R_L = 600$ Ω, $C_L = 100$ pF	25°C	70°			

† Full range is –55°C to 125°C.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TLE2062Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2062Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$		0.9	4	mV
αV_{IO} Input offset voltage long-term drift (see Note 4)			0.04		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current			2		pA
I_{IB} Input bias current			4		pA
V_{ICR} Common-mode input voltage range		-11 to 13	-12 to 16		V
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	13.2	13.7		V
	$R_L = 600\ \Omega$	12.5	13.2		
V_{OM-} Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	-13.2	-13.7		V
	$R_L = 600\ \Omega$	-12.5	-13		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$, $R_L = 10\ \text{k}\Omega$	30	230		V/mV
	$V_O = 0$ to 8 V, $R_L = 600\ \Omega$	25	100		
	$V_O = 0$ to -8 V, $R_L = 600\ \Omega$	3	25		
r_i Input resistance			10^{12}		Ω
c_i Input capacitance			4		pF
Z_O Open-loop output impedance	$I_O = 0$		560		Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}$, $R_S = 50\ \Omega$	72	90		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V}$, $R_S = 50\ \Omega$	75	93		dB
I_{CC} Supply current	$V_O = 0$, No load		625	690	μA

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2062Y operating characteristics at $V_{CC\pm} = \pm 15\ \text{V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2062Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$	2.6	3.4	4	V/ μs
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\ \text{Hz}$, $R_S = 20\ \Omega$		70		nV/ $\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$, $R_S = 20\ \Omega$		40		
$V_N(\text{PP})$ Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{Hz}$ to 10 Hz		1.1		μV
I_n Equivalent input noise current	$f = 1\ \text{Hz}$		1.1		fA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$V_O(\text{PP}) = 2\ \text{V}$, $R_L = 10\ \text{k}\Omega$, $A_{VD} = 2$, $f = 10\ \text{kHz}$		0.025%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$		2		MHz
	$R_L = 600\ \Omega$, $C_L = 100\ \text{pF}$		1.5		
Settling time	0.1%		5		μs
	0.01%		10		
BOM Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10\ \text{k}\Omega$		40		kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$		60°		
	$R_L = 600\ \Omega$, $C_L = 100\ \text{pF}$		70°		



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TLE2064C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2064C TLE2064AC TLE2064BC			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1.2	7	mV	
			Full range		7.9		
			25°C	1.2	6		
			Full range		6.9		
			25°C	0.8	3.5		
			Full range		4.4		
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	6		$\mu\text{V}/^\circ\text{C}$	
	Input offset voltage long-term drift (see Note 4)		Full range	0.04		$\mu\text{V}/\text{mo}$	
I_{IO}	Input offset current	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1		pA	
			Full range		0.8	nA	
I_{IB}	Input bias current	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	3		pA	
			Full range		2	nA	
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V	
			Full range	-1.6 to 4		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	3.5	3.7	V	
			Full range		3.3		
		$R_L = 100\ \Omega$	25°C	2.5	3.1		
			Full range		2		
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	-3.7	-3.9	V	
			Full range		-3.3		
		$R_L = 100\ \Omega$	25°C	-2.5	-2.7		
			Full range		-2		
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	15	80	V/mV	
			Full range		2		
		$V_O = 0\ \text{to}\ 2\ \text{V}, R_L = 100\ \Omega$	25°C	0.75	45		
			Full range		0.5		
		$V_O = 0\ \text{to}\ -2\ \text{V}, R_L = 100\ \Omega$	25°C	0.5	3		
			Full range		0.15		
r_i	Input resistance		25°C	10^{12}	Ω		
C_i	Input capacitance		25°C	4	pF		
Z_o	Open-loop output impedance	$I_O = 0$	25°C	560	Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	65	82	dB	
			Full range		65		
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to}\ \pm 15\ \text{V}, R_S = 50\ \Omega$	25°C	75	93	dB	
			Full range		75		

† Full range is 0°C to 70°C.

NOTE 1: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TLE2064C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2064C TLE2064AC TLE2064BC			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	1.12	1.3	mA	
		Full range	1.3			
ΔI_{CC} Supply-current change over operating temperature range (four amplifiers)		Full range	52		μA	
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 1000$, $f = 1$ kHz	25°C	120		dB	

† Full range is 0°C to 70°C.

TLE2064C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2064C TLE2064AC TLE2064BC			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	2.2	3.4	V/μs	
		Full range	2.1			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω $f = 1$ kHz, $R_S = 20$ Ω	25°C	59	100	nV/√Hz	
			43	60		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C	1.1		μV	
I_n Equivalent input noise current	$f = 1$ kHz	25°C	1		fA/√Hz	
THD Total harmonic distortion	$A_{VD} = 2$, $V_{O(PP)} = 2$ V, $f = 10$ kHz, $R_L = 10$ kΩ	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF $R_L = 100$ Ω, $C_L = 100$ pF	25°C	1.8	1.3	MHz	
			1.3			
t_s Settling time	$\epsilon = 0.1\%$ $\epsilon = 0.01\%$	25°C	5	10	μs	
			10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ kΩ	25°C	140		kHz	
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF $R_L = 100$ Ω, $C_L = 100$ pF	25°C	58°	75°		

† Full range is 0°C to 70°C.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2064C TLE2064AC TLE2064BC			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.9	6	mV	
			Full range	6.9			
			25°C	0.9	4		
			Full range	4.9			
			25°C	0.7	2		
			Full range	4			
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	6	$\mu V/^\circ C$		
	Input offset voltage long-term drift (see Note 4)		Full range	0.04	$\mu V/mo$		
I_{IO}	Input offset current		25°C	2	pA		
			Full range	1	nA		
I_{IB}	Input bias current		25°C	4	pA		
			Full range	3	nA		
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	13.2	13.7	V	
			Full range	13			
		$R_L = 600 \Omega$	25°C	12.5	13.2		
			Full range	12			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	-13.2	-13.7	V	
			Full range	-13			
		$R_L = 600 \Omega$	25°C	-12.5	-13		
			Full range	-12			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}, R_L = 10 \text{ k}\Omega$	25°C	30	230	V/mV	
			Full range	20			
		$V_O = 0 \text{ to } 8 \text{ V}, R_L = 600 \Omega$	25°C	25	100		
			Full range	10			
		$V_O = 0 \text{ to } -8 \text{ V}, R_L = 600 \Omega$	25°C	3	25		
			Full range	1			
r_i	Input resistance		25°C	10^{12}	Ω		
c_i	Input capacitance		25°C	4	pF		
z_o	Open-loop output impedance	$I_O = 0$	25°C	560	Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	72	90	dB	
			Full range	70			
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V}, R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	75			

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2064C TLE2064AC TLE2064BC			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	1.25		1.4	mA
		Full range			1.5	
ΔI_{CC} Supply-current change over operating temperature range (four amplifiers)		Full range	72			μ A
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 1000$, $f = 1$ kHz	25°C	120			dB

† Full range is 0°C to 70°C.

TLE2064C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2064C TLE2064AC TLE2064BC			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.6	3.4		V/ μ s
		Full range	2.5			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C	70		100	nV/ \sqrt{Hz}
	$f = 1$ kHz, $R_S = 20$ Ω		40		60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C	1.1			μ V
I_n Equivalent input noise current	$f = 1$ kHz	25°C	1			fA/ \sqrt{Hz}
THD Total harmonic distortion	$A_{VD} = 2$, $V_{O(PP)} = 2$ V, $f = 10$ kHz, $R_L = 10$ k Ω	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2			MHz
	$R_L = 600$ Ω , $C_L = 100$ pF		1.5			
t_s Settling time	$\epsilon = 0.1\%$	25°C	5			μ s
	$\epsilon = 0.01\%$		10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C	40			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	50°			
	$R_L = 600$ Ω , $C_L = 100$ pF		70°			

† Full range is 0°C to 70°C.

TLE206x, TLE206xA, TLE206xB, TLE206xY EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2064I TLE2064AI TLE2064BI			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1.2	7	mV	
			Full range	8.3			
			25°C	1.2	6		
			Full range	7.3			
			25°C	0.8	3.5		
			Full range	4.8			
αV_{IO}	Temperature coefficient of input offset voltage		25°C	6		$\mu\text{V}/^\circ\text{C}$	
	Input offset voltage long-term drift (see Note 4)		Full range	0.04		$\mu\text{V}/\text{mo}$	
I_{IO}	Input offset current		25°C	1		pA	
			Full range	2		nA	
I_{IB}	Input bias current		25°C	3		pA	
			Full range	4		nA	
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V	
			Full range	-1.6 to 4		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	3.5	3.7	V	
			Full range	3.1			
		$R_L = 100\ \Omega$	25°C	2.5	3.1		
			Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	-3.7	-3.9	V	
			Full range	-3.1			
		$R_L = 100\ \Omega$	25°C	-2.5	-2.7		
			Full range	-2			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	15	80	V/mV	
			Full range	2			
		$V_O = 0\ \text{to}\ 2\ \text{V}, R_L = 100\ \Omega$	25°C	0.75	45		
			Full range	0.5			
		$V_O = 0\ \text{to}\ -2\ \text{V}, R_L = 100\ \Omega$	25°C	0.5	3		
			Full range	0.15			
r_i	Input resistance		25°C	10 ¹²		Ω	
c_i	Input capacitance		25°C	4		pF	
Z_o	Open-loop output impedance	$I_O = 0$	25°C	560		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	65	82	dB	
			Full range	65			
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, R_S = 50\ \Omega$	25°C	75	93	dB	
			Full range	65			

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2064I TLE2064AI TLE2064BI			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	1.12	1.3		mA
		Full range		1.3		
ΔI_{CC} Supply-current change over operating temperature range (four amplifiers)		Full range	108			μ A
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 1000$, $f = 1$ kHz	25°C	120			dB

† Full range is -40°C to 85°C .

TLE2064I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2064I TLE2064AI TLE2064BI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.2	3.4		V/ μ s
		Full range	1.7			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		59	100	nV/ $\sqrt{\text{Hz}}$
	$f = 1$ kHz, $f = 1$ kHz,			43	60	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μ V
I_n Equivalent input noise current	$f = 1$ kHz	25°C		1		fA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10$ kHz, $V_{O(PP)} = 2$ V, $R_L = 10$ k Ω	25°C		0.025%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		1.8		MHz
	$R_L = 100$ Ω , $C_L = 100$ pF			1.3		
t_s Settling time	$\epsilon = 0.1\%$	25°C		5		μ s
	$\epsilon = 0.01\%$			10		
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C		140		kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		58°		
	$R_L = 100$ Ω , $C_L = 100$ pF			75°		

† Full range is -40°C to 85°C .



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A^\dagger	TLE2064I TLE2064AI TLE2064BI			UNIT
				MIN	TYP	MAX	
V_{IO} Input offset voltage	TLE2064I	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.9	6	mV	
			Full range	7.3			
			25°C	0.9	4		
	Full range		5.3				
	TLE2064AI		25°C	0.7	2		
	Full range		3.3				
α_{VIO} Temperature coefficient of input offset voltage		25°C	6			$\mu V/^\circ C$	
Input offset voltage long-term drift (see Note 4)		Full range	0.04			$\mu V/mo$	
I_{IO} Input offset current		25°C	2			pA	
		Full range	3			nA	
I_{IB} Input bias current		25°C	4			pA	
		Full range	5			nA	
V_{ICR} Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V		
		Full range	-11 to 13		V		
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	13.2	13.7	V		
		Full range	13				
	$R_L = 600 \Omega$	25°C	12.5	13.2			
		Full range	12				
V_{OM-} Maximum negative peak output voltage swing	$R_L = 10 k\Omega$	25°C	-13.2	-13.7	V		
		Full range	-13				
	$R_L = 600 \Omega$	25°C	-12.5	-13			
		Full range	-12				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	30	230	V/mV		
		Full range	20				
	$V_O = 0$ to 8 V, $R_L = 600 \Omega$	25°C	25	100			
		Full range	10				
	$V_O = 0$ to -8 V, $R_L = 600 \Omega$	25°C	3	25			
		Full range	1				
r_i Input resistance		25°C	10^{12}		Ω		
c_i Input capacitance		25°C	4		pF		
z_o Open-loop output impedance	$I_O = 0$	25°C	560		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	72	90	dB		
		Full range	65				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93	dB		
		Full range	65				

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2064I TLE2064AI TLE2064BI			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	1.25	1.4	mA	
		Full range	1.5			
ΔI_{CC} Supply-current change over operating temperature range (four amplifiers)	$V_O = 0$, No load	Full range	148		μA	
V_{O1}/V_{O2} Crosstalk attenuation		$A_{VD} = 1000$, $f = 1$ kHz	25°C	120		dB

† Full range is – 40°C to 85°C.

TLE2064I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2064I TLE2064AI TLE2064BI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	2.6	3.4	V/μs	
		Full range	2.1			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω,	25°C	70		nV/√Hz	
	$f = 1$ kHz, $R_S = 20$ Ω		40			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C	1.1		μV	
I_n Equivalent input noise current	$f = 1$ kHz	25°C	1.1		fA/√Hz	
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10$ kHz, $R_L = 10$ kΩ $V_{O(PP)} = 2$ V,	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	2		MHz	
	$R_L = 600$ Ω, $C_L = 100$ pF		1.5			
t_s Settling time	$\epsilon = 0.1\%$	25°C	5		μs	
	$\epsilon = 0.01\%$		10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ kΩ	25°C	40		kHz	
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ kΩ, $C_L = 100$ pF	25°C	60°			
	$R_L = 600$ Ω, $C_L = 100$ pF		70°			

† Full range is – 40°C to 85°C.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2064M TLE2064AM TLE2064BM			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1.2	7	mV	
			Full range	9			
			25°C	1.2	6		
			Full range	8			
			25°C	0.8	3.5		
			Full range	5.5			
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	6	$\mu\text{V}/^\circ\text{C}$		
	Input offset voltage long-term drift (see Note 4)		Full range	0.04	$\mu\text{V}/\text{mo}$		
I_{IO}	Input offset current	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	1	pA		
			Full range	15	nA		
I_{IB}	Input bias current	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	3	pA		
			Full range	30	nA		
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V	
			Full range	-1.6 to 4		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	3.5	3.7	V	
			Full range	3			
		FK and J packages $R_L = 600\ \Omega$	25°C	2.5	3.6		
			Full range	2			
		D and N packages $R_L = 100\ \Omega$	25°C	2.5	3.1		
			Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	-3.5	-3.9	V	
			Full range	-3			
		FK and J packages $R_L = 600\ \Omega$	25°C	-2.5	-3.5		
			Full range	-2			
		D and N packages $R_L = 100\ \Omega$	25°C	-2.5	-2.7		
			Full range	-2			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	15	80	V/mV	
			Full range	2			
		FK and J packages $V_O = 0\ \text{to}\ 2.5\ \text{V}, R_L = 600\ \Omega$	25°C	1	65		
			Full range	0.5			
		FK and J packages $V_O = 0\ \text{to}\ -2.5\ \text{V}, R_L = 600\ \Omega$	25°C	1	16		
			Full range	0.5			

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	T_A †	TLE2064M TLE2064AM TLE2064BM			UNIT
				MIN	TYP	MAX	
A_{VD}	Large-signal differential voltage amplification	$V_O = 0$ to 2 V, $R_L = 100 \Omega$	25°C	0.75	45		V/mV
			Full range	0.25			
		$V_O = 0$ to -2 V, $R_L = 100 \Omega$	25°C	0.4	3		
			Full range	0.15			
r_i	Input resistance		25°C	10 ¹²		Ω	
c_i	Input capacitance		25°C	4		pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C	560		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50 \Omega$	25°C	65	82		dB
			Full range	60			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93		dB
			Full range	65			
I_{CC}	Supply current (four amplifiers)	$V_O = 0$, No load	25°C	1.12	1.3		mA
			Full range	1.3			
ΔI_{CC}	Supply-current change over operating temperature range (four amplifiers)		25°C	144		μ A	
			Full range	144			
V_{O1}/V_{O2}	Crosstalk attenuation	$A_{VD} = 1000$, $f = 1$ kHz	25°C	120		dB	

† Full range is -55°C to 125°C.

TLE2064M operating characteristics, $V_{CC\pm} = \pm 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TLE2064M TLE2064AM TLE2064BM			UNIT
			MIN	TYP	MAX	
SR	Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	3.4		V/ μ s	
V_n	Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20 \Omega$	59		nV/ $\sqrt{\text{Hz}}$	
		$f = 1$ kHz, $R_S = 20 \Omega$	43			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	1.1		μ V	
I_n	Equivalent input noise current	$f = 1$ kHz	1		fA/ $\sqrt{\text{Hz}}$	
THD	Total harmonic distortion	$A_{VD} = 2$, $f = 10$ kHz, $V_{O(PP)} = 2$ V, $R_L = 10$ k Ω	0.025%			
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	1.8		MHz	
		$R_L = 600 \Omega$, $C_L = 100$ pF	1.3			
t_s	Settling time	$\epsilon = 0.1\%$	5		μ s	
		$\epsilon = 0.01\%$	10			
B_{OM}	Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	140		kHz	
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	58°			
		$R_L = 600 \Omega$, $C_L = 100$ pF	75°			



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2064M TLE2064AM TLE2064BM			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$	25°C	0.9	6	mV	
			Full range		8		
			25°C	0.9	4		
			Full range		6		
			25°C	0.7	2		
			Full range		4		
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$	25°C	6		$\mu V/^\circ C$	
	Input offset voltage long-term drift (see Note 4)		Full range	0.04		$\mu V/mo$	
I_{IO}	Input offset current	$V_{IC} = 0$, $R_S = 50 \Omega$	25°C	2		pA	
			Full range		20	nA	
I_{IB}	Input bias current		25°C	4		pA	
			Full range		40	nA	
V_{ICR}	Common-mode input voltage range		$V_{IC} = 0$, $R_S = 50 \Omega$	25°C	-11 to 13	-12 to 16	V
				Full range	-11 to 13		V
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 \text{ k}\Omega$		25°C	13	13.7	V
				Full range	12.5		
		$R_L = 600 \Omega$		25°C	12.5	13.2	
				Full range	12		
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 \text{ k}\Omega$	25°C	-13	-13.7	V	
			Full range	-12.5			
		$R_L = 600 \Omega$	25°C	-13	-13		
			Full range	-12.5			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}$, $R_L = 10 \text{ k}\Omega$	25°C	30	230	V/mV	
			Full range	20			
			$V_O = 0 \text{ to } 8 \text{ V}$, $R_L = 600 \Omega$	25°C	25		100
				Full range	7		
			$V_O = 0 \text{ to } -8 \text{ V}$, $R_L = 600 \Omega$	25°C	3		25
				Full range	1		
r_i	Input resistance		25°C	10^{12}	Ω		
c_i	Input capacitance		25°C	4	pF		
Z_o	Open-loop output impedance	$I_O = 0$	25°C	560	Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50 \Omega$	25°C	72	90	dB	
			Full range	65			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V}$, $R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	65			

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2064M TLE2064AM TLE2064BM			UNIT
			MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	1.25		1.4	mA
		Full range	1.5			
ΔI_{CC} Supply-current change over operating temperature range (four amplifiers)		Full range	194			μ A
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 1000$, $f = 1$ kHz	25°C	120			dB

† Full range is – 55°C to 125°C.

TLE2064M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2064M TLE2064AM TLE2064BM			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.6	3.4		V/ μ s
		Full range	1.8			
V_n Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C	70			nV/ \sqrt{Hz}
	$f = 1$ kHz, $R_S = 20$ Ω		40			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C	1.1		μ V	
I_n Equivalent input noise current	$f = 1$ kHz	25°C	1.1		fA/ \sqrt{Hz}	
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10$ kHz, $V_{O(PP)} = 2$ V, $R_L = 10$ k Ω	25°C	0.025%			
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2			MHz
	$R_L = 600$ Ω , $C_L = 100$ pF		1.5			
t_s Settling time	$\epsilon = 0.1\%$	25°C	5			μ s
	$\epsilon = 0.01\%$		10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C	40			kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	60°			
	$R_L = 600$ Ω , $C_L = 100$ pF		70°			

† Full range is – 55°C to 125°C.



TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TLE2064Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2064Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$		0.9	6	mV
$\approx V_{IO}$ Input offset voltage long-term drift (see Note 4)			0.04		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current			2		pA
I_{IB} Input bias current			4		pA
V_{ICR} Common-mode input voltage range		-11 to 13	-12 to 16		V
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$	13.2	13.7		V
	$R_L = 600\ \Omega$	12.5	13.2		
V_{OM-} Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	-13.2	-13.7		V
	$R_L = 600\ \Omega$	12.5	13		V
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$, $R_L = 10\ \text{k}\Omega$	30	230		V/mV
	$V_O = 0\ \text{to}\ 8\ \text{V}$, $R_L = 600\ \Omega$	25	100		
	$V_O = 0\ \text{to}\ -8\ \text{V}$, $R_L = 600\ \Omega$	3	25		
r_i Input resistance			1012		Ω
c_i Input capacitance			4		pF
z_o Open-loop output impedance	$I_O = 0$		560		Ω
CMRR Common-mode rejection ratio	$R_S = 50\ \Omega$, $V_{IC} = V_{ICRmin}$	72	90		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}$, $R_S = 50\ \Omega$	75	93		dB
I_{CC} Supply current	$V_O = 0$, No load		1.25	1.4	mA
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 1000$, $f = 1\ \text{kHz}$		120		dB


NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2064Y operating characteristics at $V_{CC\pm} = \pm 15\ \text{V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2064Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain (see Figure 1)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$	2.6	3.4		V/ μs
V_n Equivalent input noise voltage (see Figure 2)	$f = 10\ \text{Hz}$, $R_S = 20\ \Omega$		70		$n\text{V}/\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$, $R_S = 20\ \Omega$		40		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{Hz to } 10\ \text{Hz}$		1.1		μV
I_n Equivalent input noise current	$f = 1\ \text{kHz}$		1.1		$\text{fA}/\sqrt{\text{Hz}}$
THD Total harmonic distortion	$A_{VD} = 2$, $f = 10\ \text{kHz}$, $V_{O(PP)} = 2\ \text{V}$, $R_L = 10\ \text{k}\Omega$		0.025%		
B_1 Unity-gain bandwidth (see Figure 3)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$		2		MHz
	$R_L = 600\ \Omega$, $C_L = 100\ \text{pF}$		1.5		
t_s Settling time	$\epsilon = 0.1\%$		5		μs
	$\epsilon = 0.01\%$		10		
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10\ \text{k}\Omega$		40		kHz
ϕ_m Phase margin at unity gain (see Figure 3)	$R_L = 10\ \text{k}\Omega$, $C_L = 100\ \text{pF}$		60°		
	$R_L = 600\ \Omega$, $C_L = 100\ \text{pF}$		70°		



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit





Figure 2. Noise-Voltage Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 3. Unity-Gain Bandwidth and Phase-Margin Test Circuit

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

input bias and offset current

At the picoampere bias current level typical of the TLE206x, TLE206xA, and TLE206xB, accurate measurement of the bias current becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied but with no device in the socket. The device is then inserted into the socket, and a second test that measures both the socket leakage and the device input bias current is performed. The two measurements are then subtracted algebraically to determine the bias current of the device.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	4, 5, 6
I_{IB}	Input bias current	vs Common-mode input voltage	7
		vs Free-air temperature	8
I_{IO}	Input offset current	vs Free-air temperature	8
V_{ICR}	Common-mode input voltage	vs Free-air temperature	9
V_{OM}	Maximum peak output voltage	vs Output current	10, 11
		vs Supply voltage	12, 13, 14
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	15, 16
		vs Load resistance	17
A_{VD}	Large-signal differential voltage amplification	vs Frequency	18
		vs Free-air temperature	19
I_{OS}	Short-circuit output current	vs Elapsed time	20
		vs Free-air temperature	21
Z_o	Output impedance	vs Frequency	22, 23
$CMRR$	Common-mode rejection ratio	vs Frequency	24
I_{CC}	Supply current	vs Supply voltage	25, 26, 27
		vs Free-air temperature	28, 29, 30
	Voltage-follower small-signal pulse response	vs Time	31, 32
	Voltage-follower large-signal pulse response	vs Time	33, 34
	Noise voltage (referred to input)	0.1 to 10 Hz	35
V_n	Equivalent input noise voltage	vs Frequency	36
THD	Total harmonic distortion	vs Frequency	37, 38
B_1	Unity-gain bandwidth	vs Supply voltage	39
		vs Free-air temperature	40
ϕ_m	Phase margin	vs Supply voltage	41
		vs Load capacitance	42
		vs Free-air temperature	43
	Phase shift	vs Frequency	18

TYPICAL CHARACTERISTICS

TLE2061
 DISTRIBUTION OF
 INPUT OFFSET VOLTAGE




Figure 4

TLE2062
 DISTRIBUTION OF
 INPUT OFFSET VOLTAGE




Figure 5

TLE2064
 DISTRIBUTION OF
 INPUT OFFSET VOLTAGE




Figure 6

INPUT BIAS CURRENT
 vs
 COMMON-MODE INPUT VOLTAGE








Figure 7

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS




Figure 12




Figure 13




Figure 14




Figure 15

TLE206x, TLE206xA, TLE206xB, TLE206xY
 EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†

MAXIMUM PEAK-TO-PEAK
 OUTPUT VOLTAGE
 vs
 FREQUENCY




Figure 16

MAXIMUM PEAK-TO-PEAK
 OUTPUT VOLTAGE
 vs
 LOAD RESISTANCE




Figure 17

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 18

LARGE-SIGNAL VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE




Figure 19

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†




Figure 20




Figure 21




Figure 22








Figure 23

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS†



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†

TLE2061
SUPPLY CURRENT
 vs
FREE-AIR TEMPERATURE




Figure 28

TLE2062
SUPPLY CURRENT
 vs
FREE-AIR TEMPERATURE




Figure 29

TLE2064
SUPPLY CURRENT
 vs
FREE-AIR TEMPERATURE




Figure 30

VOLTAGE-FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE




Figure 31

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE206x, TLE206xA, TLE206xB, TLE206xY
 EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

VOLTAGE-FOLLOWER
 SMALL-SIGNAL
 PULSE RESPONSE




Figure 32

VOLTAGE-FOLLOWER
 LARGE-SIGNAL
 PULSE RESPONSE




Figure 33

VOLTAGE-FOLLOWER
 LARGE-SIGNAL
 PULSE RESPONSE




Figure 34

NOISE VOLTAGE
 (REFERRED TO INPUT)
 0.1 TO 10 Hz




Figure 35

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY




Figure 36

TOTAL HARMONIC DISTORTION
vs
FREQUENCY




Figure 37

TOTAL HARMONIC DISTORTION
vs
FREQUENCY




Figure 38

UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE




Figure 39



TLE206x, TLE206xA, TLE206xB, TLE206xY
 EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†




Figure 40




Figure 41




Figure 42




Figure 43

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS193 – FEBRUARY 1997

APPLICATION INFORMATION

input characteristics

The TLE206x, TLE206xA, and TLE206xB are specified with a minimum and a maximum input voltage that if exceeded at either input could cause the device to malfunction. Because of the extremely high input impedance and resulting low bias current requirements, the TLE206x, TLE206xA, and TLE206xB are well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias current requirements and cause degradation in system performance. It is good practice to include guard rings around inputs (see Figure 44). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.




Figure 44. Use of Guard Rings

TLE2061 input offset voltage nulling

The TLE2061 series offers external null pins that can be used to further reduce the input offset voltage. The circuit of Figure 45 can be connected as shown if the feature is desired. When external nulling is not needed, the null pins may be left unconnected.




Figure 45. Input Offset Voltage Nulling

TLE206x, TLE206xA, TLE206xB, TLE206xY
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS193 – FEBRUARY 1997


APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*[™], the model generation software used with Microsim *PSPICE*[™]. The Boyle macromodel (see Note 5) and subcircuit in Figure 46 were generated using the TLE206x typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).



```
.subckt TLE2062 1 2 3 4 5
c1 11 12 1.457E-12
c2 6 7 15.00E-12
dc 5 53 dx
de 54 5 dx
dip 90 91 dx
din 92 90 dx
dp 4 3 dx
egnd 99 0 poly (2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly (5) vb vc ve vlp
+ vln 0 4.357E6 -4E6 4E6 4E6 -4E6
ga 6 0 11 12 188.5E-6
gcm 0 6 10 99 3.352E-9
iss 3 10 dc 51.00E-6
hlim 90 0 vlim 1k
j1 11 2 10 jx
j2 12 1 10 jx
r2 6 9 100.0E3
rd1 4 11 5.305E3
rd2 4 12 5.305E3
r01 8 5 280
r02 7 99 280
rp 3 4 113.2E3
rss 10 99 3.922E6
vb 9 0 dc 0
vc 3 53 dc 2
ve 54 4 dc 2
vlim 7 8 dc 0
vlp 91 0 dc 50
vln 0 92 dc 50
.model dx D(Is=800.0E-18)
.model jx PJP(Is=2.000E-12 Beta = 423E-6
+ Vto = -1)
.ends
```

Figure 46. Boyle Macromodel and Subcircuit

PSPICE and *Parts* are trademarks of MicroSim Corporation.



TLE207x, TLE207xA, TLE207xY EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

- **Direct Upgrades to TL05x, TL07x, and TL08x BiFET Operational Amplifiers**
- **Greater Than 2× Bandwidth (10 MHz) and 3× Slew Rate (45 V/μs) Than TL07x**
- **Ensured Maximum Noise Floor
17 nV/√Hz**
- **On-Chip Offset Voltage Trimming for Improved DC Performance**
- **Wider Supply Rails Increase Dynamic Signal Range to ±19 V**

description

The TLE207x series of JFET-input operational amplifiers more than double the bandwidth and triple the slew rate of the TL07x and TL08x families of BiFET operational amplifiers. Texas Instruments Excalibur process yields a typical noise floor of 11.6 nV/√Hz, 17-nV/√Hz ensured maximum, offering immediate improvement in noise-sensitive circuits designed using the TL07x. The TLE207x also has wider supply voltage rails, increasing the dynamic signal range for BiFET circuits to ±19 V. On-chip zener trimming of offset voltage yields precision grades for greater accuracy in dc-coupled applications. The TLE207x are pin-compatible with lower performance BiFET operational amplifiers for ease in improving performance in existing designs.

BiFET operational amplifiers offer the inherently higher input impedance of the JFET-input transistors, without sacrificing the output drive associated with bipolar amplifiers. This makes them better suited for interfacing with high-impedance sensors or very low-level ac signals. They also feature inherently better ac response than bipolar or CMOS devices having comparable power consumption.

The TLE207x family of BiFET amplifiers are Texas Instruments highest performance BiFETs, with tighter input offset voltage and ensured maximum noise specifications. Designers requiring less stringent specifications but seeking the improved ac characteristics of the TLE207x should consider the TLE208x operational amplifier family.

Because BiFET operational amplifiers are designed for use with dual power supplies, care must be taken to observe common-mode input voltage limits and output swing when operating from a single supply. DC biasing of the input signal is required and loads should be terminated to a virtual ground node at mid-supply. Texas Instruments TLE2426 integrated virtual ground generator is useful when operating BiFET amplifiers from single supplies.

The TLE207x are fully specified at ±15 V and ±5 V. For operation in low-voltage and/or single-supply systems, Texas Instruments LinCMOS families of operational amplifiers (TLC- and TLV-prefix) are recommended. When moving from BiFET to CMOS amplifiers, particular attention should be paid to slew rate and bandwidth requirements and output loading.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM‡ (Y)
		SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	
0°C to 70°C	2 mV 4 mV	TLE2071ACD TLE2071CD	—	—	TLE2071ACP TLE2071CP	— TLE2071Y
-40°C to 85°C	2 mV 4 mV	TLE2071AID TLE2071ID	—	—	TLE2071AIP TLE2071IP	—
-55°C to 125°C	2 mV 4 mV	— —	TLE2071AMFK TLE2071MFK	TLE2071AMJG TLE2071MJG	— —	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2071ACDR).

‡ Chip-form versions are tested at T_A = 25°C.

TLE2072 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM‡ (Y)
		SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	
0°C to 70°C	3.5 mV 6 mV	TLE2072ACD TLE2072CD	—	—	TLE2072ACP TLE2072CP	— TLE2072Y
-40°C to 85°C	3.5 mV 6 mV	TLE2072AID TLE2072ID	—	—	TLE2072AIP TLE2072IP	—
-55°C to 125°C	3.5 mV 6 mV	—	TLE2072AMFK TLE2072MFK	TLE2072AMJG TLE2072MJG	—	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2072ACDR).

‡ Chip-form versions are tested at T_A = 25°C.

TLE2074 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM‡ (Y)
		SMALL OUTLINE† (DW)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	
0°C to 70°C	3 mV 5 mV	TLE2074ACDW TLE2074CDW	—	—	TLE2074ACN TLE2074CN	— TLE2074Y
-40°C to 85°C	3 mV 5 mV	TLE2074AIDW TLE2074IDW	—	—	TLE2074AIN TLE2074IN	—
-55°C to 125°C	3 mV 5 mV	—	TLE2074AMFK TLE2074MFK	TLE2074AMJ TLE2074MJ	—	—


† The DW packages are available taped and reeled. Add R suffix to device type (e.g., TLE2074ACDWR).

‡ Chip-form versions are tested at T_A = 25°C.


TLE207x, TLE207xA, TLE207xY EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997


**TLE2071 AND TLE2071A
D, JG, OR P PACKAGE
(TOP VIEW)**




**TLE2072 AND TLE2072A
D, JG, OR P PACKAGE
(TOP VIEW)**




**TLE2074 AND TLE2074A
J OR N PACKAGE
(TOP VIEW)**




**TLE2074 AND TLE2074A
DW PACKAGE
(TOP VIEW)**




**TLE2071M AND TLE2071AM
FK PACKAGE
(TOP VIEW)**



**TLE2072M AND TLE2072AM
FK PACKAGE
(TOP VIEW)**




**TLE2074M AND TLE2074AM
FK PACKAGE
(TOP VIEW)**



NC – No internal connection

symbol




TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071Y chip information


This chip, when properly assembled, displays characteristics similar to the TLE2071C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS181 - FEBRUARY 1997

TLE2072Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2072C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS


SLOS181 – FEBRUARY 1997

TLE2074Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2074C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic



NOTES: A. OFFSET N1 AND OFFSET N2 are only available on the TLE2071x devices.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS181 – FEBRUARY 1997

equivalent schematic (continued)

ACTUAL DEVICE COMPONENT COUNT			
COMPONENT	TLE2071	TLE2072	TLE2074
Transistors	33	57	114
Resistors	25	37	74
Diodes	8	5	10
Capacitors	6	11	22

TLE207x, TLE207xA, TLE207xY EXCALIBUR LOW-NOISE HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	19 V
Supply voltage, V_{CC-} (see Note 1)	-19 V
Differential input voltage range, V_{ID} (see Note 2)	V_{CC+} to V_{CC-}
Input voltage range, V_I (any input)	V_{CC+} to V_{CC-}
Input current, I_I (each input)	± 1 mA
Output current, I_O (each output)	± 80 mA
Total current into V_{CC+}	160 mA
Total current out of V_{CC-}	160 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 85°C
M suffix	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at the noninverting input with respect to the inverting input.
 3. The output may be shorted to either supply. Temperatures and/or supply voltages must be limited to ensure that the maximum dissipation rate is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	—
DW	1025 mW	8.2 mW/°C	656 mW	533 mW	205 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW
P	1000 mW	8.0 mW/°C	640 mW	344 mW	—

recommended operating conditions

		C SUFFIX		I SUFFIX		M SUFFIX		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{CC\pm}$		± 2.25	± 19	± 2.25	± 19	± 2.25	± 19	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} = \pm 5$ V	-0.9	5	-0.8	5	-0.8	5	V
	$V_{CC\pm} = \pm 15$ V	-10.9	15	-10.8	15	-10.8	15	
Operating free-air temperature, T_A		0	70	-40	85	-55	125	°C



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071C			TLE2071AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50 \Omega$	25°C	0.34 4			0.3 2			mV	
		Full range	6			4				
α_{VIO} Temperature coefficient of input offset voltage		Full range	3.2 29			3.2 29			$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C	5 100			5 100			pA	
		Full range	1.4			1.4			nA	
I_{IB} Input bias current		25°C	15 175			15 175			pA	
		Full range	5			5			nA	
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	5 to -1 5 to -1.9			5 to -1 5 to -1.9			V	
		Full range	5 to -0.9			5 to -0.9				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200 \mu\text{A}$	25°C	3.8 4.1			3.8 4.1			V	
		Full range	3.7			3.7				
	$I_O = -2 \text{ mA}$	25°C	3.5 3.9			3.5 3.9				
		Full range	3.4			3.4				
	$I_O = -20 \text{ mA}$	25°C	1.5 2.3			1.5 2.3				
		Full range	1.5			1.5				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200 \mu\text{A}$	25°C	-3.5 -4.2			-3.5 -4.2			V	
		Full range	-3.4			-3.4				
	$I_O = 2 \text{ mA}$	25°C	-3.7 -4.1			-3.7 -4.1				
		Full range	-3.6			-3.6				
	$I_O = 20 \text{ mA}$	25°C	-1.5 -2.4			-1.5 -2.4				
		Full range	-1.5			-1.5				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2.3 \text{ V}$	$R_L = 600 \Omega$	25°C	80 91			80 91			dB
			Full range	79			79			
		$R_L = 2 \text{ k}\Omega$	25°C	90 100			90 100			
			Full range	89			89			
		$R_L = 10 \text{ k}\Omega$	25°C	95 106			95 106			
			Full range	94			94			
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}			Ω	
c_i Input capacitance	$V_{IC} = 0, \text{See Figure 5}$	Common mode	25°C	11			11			pF
		Differential	25°C	2.5			2.5			
z_o Open-loop output impedance	$f = 1 \text{ MHz}$	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50 \Omega$	25°C	70 89			70 89			dB	
		Full range	68			68				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V}, V_O = 0, R_S = 50 \Omega$	25°C	82 99			82 99			dB	
		Full range	80			80				

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071C			TLE2071AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.6	2.2	1.35	1.6	2.2	mA
		Full range				2.2			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\text{ V}$			-35			mA
			$V_{ID} = -1\text{ V}$			45			

† Full range is 0°C to 70°C.

TLE2071C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2071C			TLE2071AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$V_{O(PP)} = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C	35			35			V/ μs	
		Full range	23			23				
SR- Negative slew rate		25°C	38			38			V/ μs	
		Full range	23			23				
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	To 10 mV	0.25			0.25			μs
			To 1 mV	0.4			0.4			
V_n Equivalent input noise voltage		25°C	f = 10 Hz	28	55	28	55	nV/ $\sqrt{\text{Hz}}$		
			f = 10 kHz	11.6	17	11.6	17			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	f = 10 Hz to 10 kHz	6			6			μV
			f = 0.1 Hz to 10 Hz	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_{O(PP)} = 5\text{ V}$, f = 1 kHz, $R_S = 25\ \Omega$	$A_{VD} = 10$, $R_L = 2\text{ k}\Omega$	25°C	0.013%			0.013%			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	9.4			9.4			MHz
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 4\text{ V}$, $R_L = 2\text{ k}\Omega$	$A_{VD} = -1$, $C_L = 25\text{ pF}$	25°C	2.8			2.8			MHz
ϕ_m Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	56°			56°			

† Full range is 0°C to 70°C.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071C			TLE2071AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C	0.49		4	0.47		2	mV	
		Full range						4		
α_{VIO} Temperature coefficient of input offset voltage		Full range		3.2	29		3.2	29	$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C		6	100		6	100	pA	
		Full range			1.4			1.4	nA	
I_{IB} Input bias current		25°C		20	175		20	175	pA	
		Full range			5			5	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range		15 to -10.9			15 to -10.9			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	13.8	14.1		13.8	14.1		V	
		Full range		13.7			13.7			
	$I_O = -2\ \text{mA}$	25°C	13.5	13.9		13.5	13.9			
		Full range		13.4			13.4			
$I_O = -20\ \text{mA}$	25°C	11.5	12.3		11.5	12.3				
	Full range		11.5			11.5				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range		-13.7			-13.7			
	$I_O = 2\ \text{mA}$	25°C	-13.5	-14		-13.5	-14			
		Full range		-13.4			-13.4			
	$I_O = 20\ \text{mA}$	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range		-11.5			-11.5			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	96		80	96	dB	
			Full range		79			79		
		$R_L = 2\ \text{k}\Omega$	25°C	90	109		90	109		
			Full range		89			89		
		$R_L = 10\ \text{k}\Omega$	25°C	95	118		95	118		
			Full range		94			94		
r_i Input resistance	$V_{IC} = 0$	25°C		10^{12}		10^{12}		Ω		
c_i Input capacitance	$V_{IC} = 0, \text{See Figure 5}$	Common mode	25°C		7.5		7.5	pF		
		Differential	25°C		2.5		2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C		80		80		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50\ \Omega$	25°C		80	98		80	98	dB	
		Full range		79			79			
KSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, V_O = 0, R_S = 50\ \Omega$	25°C		82	99		82	99	dB	
		Full range		80			81			

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071C			TLE2071AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.7	2.2	1.35	1.7	2.2	mA
		Full range				2.2			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-30	-45	-30	-45	mA	
			$V_{ID} = -1$ V	30	48	30	48		

† Full range is 0°C to 70°C.

TLE2071C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2071C			TLE2071AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_{O(PP)} = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , See Figure 1	25°C	30	40		30	40	V/ μ s	
		Full range	27			27			
SR- Negative slew rate	$V_{O(PP)} = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , See Figure 1	25°C	30	45		30	45	V/ μ s	
		Full range	27			27			
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	25°C	To 10 mV	0.4		0.4		μ s	
			To 1 mV	1.5		1.5			
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz	28	55	28	55	nV \sqrt{Hz}	
			f = 10 kHz	11.6	17	11.6	17		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz to 10 kHz	6		6		μ V	
			f = 0.1 Hz to 10 Hz	0.6		0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA \sqrt{Hz}
THD + N Total harmonic distortion plus noise	$V_{O(PP)} = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%			
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8	10		8	10	MHz	
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478	637		478	637	kHz	
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°			

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2071I			TLE2071AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	0.34 4			0.3 2			mV	
		Full range	7.6			5.6				
αV _{IO} Temperature coefficient of input offset voltage		Full range	3.2 29			3.2 29			μV/°C	
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	5 100			5 100			pA	
		Full range	5			5			nA	
I _{IB} Input bias current		25°C	15 175			15 175			pA	
		Full range	10			10			nA	
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	5 to -1	5 to -1.9		5 to -1	5 to -1.9		V	
		Full range	5 to -0.8			5 to -0.8				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	3.8	4.1		3.8	4.1		V	
		Full range	3.7			3.7				
	I _O = -2 mA	25°C	3.5	3.9		3.5	3.9			
		Full range	3.4			3.4				
	I _O = -20 mA	25°C	1.5	2.3		1.5	2.3			
		Full range	1.5			1.5				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-3.8	-4.2		-3.8	-4.2		V	
		Full range	-3.7			-3.7				
	I _O = 2 mA	25°C	-3.5	-4.1		-3.5	-4.1			
		Full range	-3.4			-3.4				
	I _O = 20 mA	25°C	-1.5	-2.4		-1.5	-2.4			
		Full range	-1.5			-1.5				
A _{VD} Large-signal differential voltage amplification	V _O = ± 2.3 V	R _L = 600 Ω	25°C	80	91		80	91	dB	
			Full range	79			79			
		R _L = 2 kΩ	25°C	90	100		90	100		
			Full range	89			89			
		R _L = 10 kΩ	25°C	95	106		95	106		
			Full range	94			94			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²			10 ¹²			Ω	
c _i Input capacitance	V _{IC} = 0, See Figure 5	Common mode	25°C	11			11			pF
		Differential	25°C	2.5			2.5			
z _o Open-loop output impedance	f = 1 MHz	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	70	89		70	89	dB		
		Full range	68			68				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99		82	99	dB		
		Full range	80			80				

† Full range is -40°C to 85°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071I			TLE2071AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.6	2.2	1.35	1.6	2.2	mA
		Full range				2.2			
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\text{ V}$	-35			-35			mA
		$V_{ID} = -1\text{ V}$	45			45			

† Full range is -40°C to 85°C .

TLE2071I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2071I			TLE2071AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$SR+$ Positive slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C	35			35			V/ μs
		Full range	22			22			
$SR-$ Negative slew rate		25°C	38			38			V/ μs
		Full range	22			22			
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	To 10 mV	0.25			0.25			μs
		To 1 mV	0.4			0.4			
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	f = 10 Hz	28	55		28	55	nV/ $\sqrt{\text{Hz}}$	
		f = 10 kHz	11.6	17		11.6	17		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	6			6			μV
		f = 0.1 Hz to 10 Hz	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ $\sqrt{\text{Hz}}$
THD + N Total harmonic distortion plus noise	$V_O(PP) = 5\text{ V}$, $A_{VD} = 10$, f = 1 kHz, $R_L = 2\text{ k}\Omega$, $R_S = 25\ \Omega$	25°C	0.013%			0.013%			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$, See Figure 2	25°C	9.4			9.4			MHz
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 4\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$	25°C	2.8			2.8			MHz
ϕ_m Phase margin at unity gain	$V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$, See Figure 2	25°C	56°			56°			

† Full range is -40°C to 85°C .



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS181 – FEBRUARY 1997

TLE2071I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2071I			TLE2071AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	0.49		4	0.47		2	mV	
		Full range			7.6			5.6		
αV _{IO} Temperature coefficient of input offset voltage		Full range	3.2		29	3.2		29	μV/°C	
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	6		100	6		100	pA	
		Full range			5			5	nA	
I _{IB} Input bias current		25°C	20		175	20		175	pA	
		Full range			10			10	nA	
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.8			15 to -10.8				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	13.8	14.1		13.8	14.1		V	
		Full range	13.7			13.7				
	I _O = -2 mA	25°C	13.5	13.9		13.5	13.9			
		Full range	13.4			13.4				
	I _O = -20 mA	25°C	11.5	12.3		11.5	12.3			
		Full range	11.5			11.5				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range	-13.7			-13.7				
	I _O = 2 mA	25°C	-13.5	-14		-13.5	-14			
		Full range	-13.4			-13.4				
	I _O = 20 mA	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range	-11.5			-11.5				
A _{VD} Large-signal differential voltage amplification	V _O = ± 10 V	R _L = 600 Ω	25°C	80	96		80	96	dB	
			Full range	79			79			
		R _L = 2 kΩ	25°C	90	109		90	109		
			Full range	89			89			
		R _L = 10 kΩ	25°C	95	118		95	118		
			Full range	94			94			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²			10 ¹²			Ω	
c _i Input capacitance	V _{IC} = 0, See Figure 5	Common mode	25°C	7.5		7.5			pF	
		Differential	25°C	2.5		2.5				
z _o Open-loop output impedance	f = 1 MHz	25°C	80		80			Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	80	98		80	98	dB		
		Full range	79			79				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99		82	99	dB		
		Full range	80			80				

† Full range is -40°C to 85°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071I			TLE2071AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.7	2.2	1.35	1.7	2.2	mA
		Full range				2.2			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\text{ V}$		-30 -45		-30 -45		mA
			$V_{ID} = -1\text{ V}$		30 48		30 48		

† Full range is -40°C to 85°C .

TLE2071I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2071I			TLE2071AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$SR+$ Positive slew rate	$V_O(PP) = \pm 10\text{ V}$, $A_{VD} = -1$, $C_L = 100\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 1	25°C	30	40		30	40		$\text{V}/\mu\text{s}$
		Full range	24			24			
$SR-$ Negative slew rate		25°C	30	45		30	45		$\text{V}/\mu\text{s}$
		Full range	24			24			
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	To 10 mV	0.4		0.4			μs
			To 1 mV	1.5		1.5			
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	$f = 10\text{ Hz}$	28	55	28	55	$\text{nV}/\sqrt{\text{Hz}}$	
			$f = 10\text{ kHz}$	11.6	17	11.6	17		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage		25°C	$f = 10\text{ Hz to } 10\text{ kHz}$	6		6		μV	
			$f = 0.1\text{ Hz to } 10\text{ Hz}$	0.6		0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, $f = 10\text{ kHz}$	25°C	2.8		2.8		$\text{fA}/\sqrt{\text{Hz}}$		
THD + N Total harmonic distortion plus noise	$V_O(PP) = 20\text{ V}$, $f = 1\text{ kHz}$, $R_S = 25\ \Omega$	$A_{VD} = 10$, $R_L = 2\text{ k}\Omega$	25°C	0.008%		0.008%			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	8	10	8	10	MHz	
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 20\text{ V}$, $R_L = 2\text{ k}\Omega$	$A_{VD} = -1$, $C_L = 25\text{ pF}$	25°C	478	637	478	637	kHz	
ϕ_m Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	57°		57°			

† Full range is -40°C to 85°C .

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA†	TLE2071M			TLE2071AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	0.34		4	0.3		2	mV	
		Full range			9.2			7.2		
α _{VIO} Temperature coefficient of input offset voltage		Full range	3.2		29*	3.2		29*	μV/°C	
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	5		100	5		100	pA	
		Full range			20			20	nA	
I _{IB} Input bias current		25°C	15		175	15		175	pA	
		Full range			60			60	nA	
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	5 to -1	5 to -1.9		5 to -1	5 to -1.9		V	
		Full range	5 to -0.8			5 to -0.8				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	3.8	4.1		3.8	4.1		V	
		Full range	3.6			3.6				
	I _O = -2 mA	25°C	3.5	3.9		3.5	3.9			
		Full range	3.3			3.3				
	I _O = -20 mA	25°C	1.5	2.3		1.5	2.3			
		Full range	1.4			1.4				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-3.8	-4.2		-3.8	-4.2		V	
		Full range	-3.6			-3.6				
	I _O = 2 mA	25°C	-3.5	-4.1		-3.5	-4.1			
		Full range	-3.3			-3.3				
	I _O = 20 mA	25°C	-1.5	-2.4		-1.5	-2.4			
		Full range	-1.4			-1.4				
A _{VD} Large-signal differential voltage amplification	V _O = ± 2.3 V	R _L = 600 Ω	25°C	80	91		80	91	dB	
			Full range	78			78			
		R _L = 2 kΩ	25°C	90	100		90	100		
			Full range	88			88			
		R _L = 10 kΩ	25°C	95	106		95	106		
			Full range	93			93			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²			10 ¹²		Ω		
c _i Input capacitance	V _{IC} = 0, See Figure 5	Common mode	25°C		11			pF		
		Differential	25°C		2.5					
z _o Open-loop output impedance	f = 1 MHz	25°C	80			80		Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	70	89		70	89	dB		
		Full range	68			68				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99		82	99	dB		
		Full range	80			80				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS181 – FEBRUARY 1997

TLE2071M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071M			TLE2071AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.6	2.2	1.35	1.6	2.2	mA
		Full range				2.2			
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\text{ V}$	-35			-35			mA
		$V_{ID} = -1\text{ V}$	45			45			

† Full range is -55°C to 125°C.

TLE2071M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2071M			TLE2071AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $C_L = 100\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 1	25°C	35			35			$\text{V}/\mu\text{s}$
		Full range	20*			20*			
SR- Negative slew rate		25°C	38			38			$\text{V}/\mu\text{s}$
		Full range	20*			20*			
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	To 10 mV	0.25			0.25			μs
		25°C	0.4			0.4			
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	f = 10 Hz	28	55*		28	55*	$\text{nV}/\sqrt{\text{Hz}}$	
		25°C	11.6	17*		11.6	17*		
$V_N(PP)$ Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	6			6			μV
		25°C	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			$\text{fA}/\sqrt{\text{Hz}}$
THD + N Total harmonic distortion plus noise	$V_O(PP) = 5\text{ V}$, f = 1 kHz, $R_S = 25\ \Omega$	$A_{VD} = 10$, $R_L = 2\text{ k}\Omega$, 25°C	0.013%			0.013%			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	9.4			9.4			MHz
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 4\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$	$A_{VD} = -1$, $C_L = 25\text{ pF}$, 25°C	2.8			2.8			MHz
ϕ_m Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	56°			56°			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071M			TLE2071AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50 \Omega$	25°C	0.49		4	0.47		2	mV	
		Full range			9.2			7.2		
αV_{IO} Temperature coefficient of input offset voltage		Full range	3.2		29*	3.2		29*	$\mu V/^\circ C$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C	6		100	6		100	pA	
		Full range			20			20	nA	
I_{IB} Input bias current		25°C	20		175	20		175	pA	
		Full range			60			60	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.9			15 to -10.9				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200 \mu A$	25°C	13.8	14.1		13.8	14.1		V	
		Full range	13.6			13.6				
	$I_O = -2 \text{ mA}$	25°C	13.5	13.9		13.5	13.9			
		Full range	13.3			13.3				
	$I_O = -20 \text{ mA}$	25°C	11.5	12.3		11.5	12.3			
		Full range	11.4			11.4				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200 \mu A$	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range	-13.6			-13.6				
	$I_O = 2 \text{ mA}$	25°C	-13.5	-14		-13.5	-14			
		Full range	-13.3			-13.3				
	$I_O = 20 \text{ mA}$	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range	-11.4			-11.4				
AVD Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}$	$R_L = 600 \Omega$	25°C	80	96		80	96	dB	
			Full range	78			78			
		$R_L = 2 \text{ k}\Omega$	25°C	90	109		90	109		
			Full range	88			88			
		$R_L = 10 \text{ k}\Omega$	25°C	95	118		95	118		
			Full range	93			93			
r_i Input resistance	$V_{IC} = 0$	25°C	10 ¹²			10 ¹²		Ω		
c_i Input capacitance	$V_{IC} = 0, \text{See Figure 5}$	Common mode	25°C	7.5			7.5		pF	
		Differential	25°C	2.5			2.5			
z_o Open-loop output impedance	$f = 1 \text{ MHz}$	25°C	80			80		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50 \Omega$	25°C	80	98		80	98	dB		
		Full range	78			78				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V}, V_O = 0, R_S = 50 \Omega$	25°C	82	99		82	99	dB		
		Full range	80			80				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2071M			TLE2071AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.7	2.2	1.35	1.7	2.2	mA
		Full range	2.2			2.2			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-30	-45	-30	-45	mA	
			$V_{ID} = -1$ V	30	48	30	48		

† Full range is -55°C to 125°C.

TLE2071M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2071M			TLE2071AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$V_{O(PP)} = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	30	40		30	40	V/ μ s		
		Full range	22			22				
SR- Negative slew rate		25°C	30	45		30	45	V/ μ s		
		Full range	22			22				
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	0.4			0.4			μ s	
		To 1 mV	1.5			1.5				
V_n Equivalent input noise voltage		25°C	f = 10 Hz	28	55*	28	55*	nV/ \sqrt{Hz}		
			f = 10 kHz	11.6	17*	11.6	17*			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz to 10 kHz	6			6			μ V
			f = 0.1 Hz to 10 Hz	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}	
THD + N Total harmonic distortion plus noise	$V_{O(PP)} = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%				
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8*	10		8*	10	MHz		
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478*	637		478*	637	kHz		
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2071Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2071Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$		0.49	4	mV
I_{IO} Input offset current	$V_{IC} = 0$, $V_O = 0$, See Figure 4		6	100	pA
I_{IB} Input bias current			20	175	pA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	15 to -11	15 to 11.9		V
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	13.8	14.1		V
	$I_O = -2\ \text{mA}$	13.5	13.9		
	$I_O = -20\ \text{mA}$	11.5	12.3		
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	-13.8	-14.2		V
	$I_O = 2\ \text{mA}$	-13.5	-14		
	$I_O = 20\ \text{mA}$	-11.5	-12.4		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	80	96	dB
		$R_L = 2\ \text{k}\Omega$	90	109	
		$R_L = 10\ \text{k}\Omega$	95	118	
r_i Input resistance	$V_{IC} = 0$	10 ¹²			Ω
c_i Input capacitance	$V_O = 0$, See Figure 5	Common mode	7.5		pF
		Differential	2.5		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	80			Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$, $V_O = 0$	80	98		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V}$, $R_S = 50\ \Omega$, $V_O = 0$	82	99		dB
I_{CC} Supply current	$V_O = 0$, No load	1.35	1.7	2.2	mA
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	-30	-45	mA
		$V_{ID} = -1\ \text{V}$	30	48	

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2072C			TLE2072AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C	0.9		6	0.65		3.5	mV	
		Full range			7.8			5.3		
α_{VIO} Temperature coefficient of input offset voltage		Full range	2.3		25	2.3		25	$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C	5		100	5		100	pA	
		Full range			1.4			1.4	nA	
I_{IB} Input bias current		25°C	15		175	15		175	pA	
		Full range			5			5	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1	5 to -1.9		5 to -1	5 to -1.9		V	
		Full range	5 to -0.9			5 to -0.9				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8	4.1		3.8	4.1		V	
		Full range			3.7			3.7		
	$I_O = -2\ \text{mA}$	25°C	3.5	3.9		3.5	3.9			
		Full range			3.4			3.4		
	$I_O = -20\ \text{mA}$	25°C	1.5	2.3		1.5	2.3			
		Full range			1.5			1.5		
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8	-4.2		-3.8	-4.2		V	
		Full range			-3.7			-3.7		
	$I_O = 2\ \text{mA}$	25°C	-3.5	-4.1		-3.5	-4.1			
		Full range			-3.4			-3.4		
	$I_O = 20\ \text{mA}$	25°C	-1.5	-2.4		-1.5	-2.4			
		Full range			-1.5			-1.5		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	91		80	91	dB	
			Full range			79				79
		$R_L = 2\ \text{k}\Omega$	25°C	90	100		90	100		
			Full range			89				89
		$R_L = 10\ \text{k}\Omega$	25°C	95	106		95	106		
			Full range			94				94
r_i Input resistance	$V_{IC} = 0$	25°C			10^{12}			10^{12}	Ω	
c_i Input capacitance	$V_{IC} = 0, \text{See Figure 5}$	Common mode	25°C			11			pF	
		Differential	25°C			2.5				
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C			80			Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50\ \Omega$	25°C	70	89		70	89	dB		
		Full range			68				68	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, V_O = 0, R_S = 50\ \Omega$	25°C			82	99		dB		
		Full range			80					

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T _A	TLE2072C			TLE2072AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
I _{CC}	Supply current (both channels)	V _O = 0, No load	25°C	2.7	2.9	3.6	2.7	2.9	3.6	mA
			Full range				3.6			
a _x	Crosstalk attenuation	V _{IC} = 0, R _L = 2 kΩ	25°C	120			120			dB
I _{OS}	Short-circuit output current	V _O = 0	25°C	V _{ID} = 1 V			-35			mA
				V _{ID} = -1 V			45			

TLE2072C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T _A †	TLE2072C			TLE2072AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	25°C	35			35			V/μs
			Full range	22			22		
SR-	Negative slew rate	25°C	38			38			V/μs
			Full range	22			22		
t _s	Settling time	25°C	To 10 mV			0.25			μs
			To 1 mV			0.4			
V _n	Equivalent input noise voltage	25°C	f = 10 Hz			28 55			nV/√Hz
			f = 10 kHz			11.6 17			
V _{N(PP)}	Peak-to-peak equivalent input noise voltage	25°C	f = 10 Hz to 10 kHz			6			μV
			f = 0.1 Hz to 10 Hz			0.6			
I _n	Equivalent input noise current	25°C	f = 10 kHz			2.8			fA/√Hz
THD + N	Total harmonic distortion plus noise	25°C	0.013%			0.013%			
B ₁	Unity-gain bandwidth	25°C	9.4			9.4			MHz
B _{OM}	Maximum output-swing bandwidth	25°C	2.8			2.8			MHz
φ _m	Phase margin at unity gain	25°C	56°			56°			

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2072C			TLE2072AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C		1.1	6		0.7	3.5	mV	
		Full range			7.8			5.3		
α_{VIO} Temperature coefficient of input offset voltage		Full range		2.4	25		2.4	25	$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C		6	100		6	100	pA	
		Full range			1.4			1.4	nA	
I_{IB} Input bias current		25°C		20	175		20	175	pA	
		Full range			5			5	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.9			15 to -10.9				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	13.8	14.1		13.8	14.1		V	
		Full range				13.6				
	$I_O = -2\ \text{mA}$	25°C	13.5	13.9		13.5	13.9			
		Full range				13.4				
	$I_O = -20\ \text{mA}$	25°C	11.5	12.3		11.5	12.3			
		Full range				11.5				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range				-13.7				
	$I_O = 2\ \text{mA}$	25°C	-13.5	-14		-13.5	-14			
		Full range				-13.4				
	$I_O = 20\ \text{mA}$	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range				-11.5				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	96		80	96	dB	
			Full range				79			
		$R_L = 2\ \text{k}\Omega$	25°C	90	109		90	109		
			Full range				89			
		$R_L = 10\ \text{k}\Omega$	25°C	95	118		95	118		
			Full range				94			
r_i Input resistance	$V_{IC} = 0$	25°C		10^{12}		10^{12}		Ω		
c_i Input capacitance	$V_{IC} = 0, \text{See Figure 5}$	Common mode	25°C		7.5		7.5	pF		
		Differential	25°C		2.5		2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C		80		80		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50\ \Omega$	25°C		80	98		80	98	dB	
		Full range			79		79			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, V_O = 0, R_S = 50\ \Omega$	25°C		82	99		82	99	dB	
		Full range			81		81			

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T _A	TLE2072C			TLE2072AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
I _{CC}	Supply current (both channels)	V _O = 0, No load	25°C	2.7	3.1	3.6	2.7	3.1	3.6	mA
			Full range				3.6			
a _x	Crosstalk attenuation	V _{IC} = 0, R _L = 2 kΩ	25°C	120			120			dB
I _{OS}	Short-circuit output current	V _O = 0	25°C	V _{ID} = 1 V	-30	-45	-30	-45	mA	
				V _{ID} = -1 V	30	48	30	48		

TLE2072C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$

PARAMETER	TEST CONDITIONS	T _A †	TLE2072C			TLE2072AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+	Positive slew rate	V _{O(PP)} = 10 V, AV _D = -1, C _L = 100 pF, R _L = 2 kΩ, See Figure 1	25°C	28	40		28	40	V/μs	
			Full range	25			25			
SR-	Negative slew rate	V _{O(PP)} = 10 V, AV _D = -1, C _L = 100 pF, R _L = 2 kΩ, See Figure 1	25°C	30	45		30	45	V/μs	
			Full range	25			25			
t _s	Settling time	AV _D = -1, 10-V step, R _L = 1 kΩ, C _L = 100 pF	To 10 mV	0.4			0.4			μs
			To 1 mV	1.5			1.5			
V _n	Equivalent input noise voltage	R _S = 20 Ω, See Figure 3	f = 10 Hz	28	55		28	55	nV/√Hz	
			f = 10 kHz	11.6			11.6			
V _{N(PP)}	Peak-to-peak equivalent input noise voltage	R _S = 20 Ω, See Figure 3	f = 10 Hz to 10 kHz	6			6			μV
			f = 0.1 Hz to 10 Hz	0.6			0.6			
I _n	Equivalent input noise current	V _{IC} = 0, f = 10 kHz	25°C	2.8			2.8			fA/√Hz
THD + N	Total harmonic distortion plus noise	V _{O(PP)} = 20 V, f = 1 kHz, R _S = 25 Ω, AV _D = 10, R _L = 2 kΩ	25°C	0.008%			0.008%			
B ₁	Unity-gain bandwidth	V _I = 10 mV, C _L = 25 pF, R _L = 2 kΩ, See Figure 2	25°C	8	10		8	10	MHz	
B _{OM}	Maximum output-swing bandwidth	V _{O(PP)} = 20 V, R _L = 2 kΩ, AV _D = -1, C _L = 25 pF	25°C	478	637		478	637	kHz	
φ _m	Phase margin at unity gain	V _I = 10 mV, C _L = 25 pF, R _L = 2 kΩ, See Figure 2	25°C	57°			57°			

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE20721 electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE20721			TLE2072AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50\ \Omega,$	25°C	0.9			0.65			mV
		Full range	9.1			6.4			
α_{VIO} Temperature coefficient of input offset voltage		Full range	2.4			2.4			$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C	5			5			pA
		Full range	5			5			nA
I_{IB} Input bias current		25°C	15			15			pA
		Full range	10			10			nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1	5 to -1.9	5 to -1	5 to -1.9		V	
		Full range	5 to -0.8		5 to -0.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8	4.1	3.8	4.1	V		
		Full range	3.7			3.7			
	$I_O = -2\ \text{mA}$	25°C	3.5	3.9	3.5	3.9			
		Full range	3.4			3.4			
	$I_O = -20\ \text{mA}$	25°C	1.5	2.3	1.5	2.3			
		Full range	1.5			1.5			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8	-4.2	-3.8	-4.2	V		
		Full range	-3.7			-3.7			
	$I_O = 2\ \text{mA}$	25°C	-3.5	-4.1	-3.5	-4.1			
		Full range	-3.4			-3.4			
	$I_O = 20\ \text{mA}$	25°C	-1.5	-2.4	-1.5	-2.4			
		Full range	-1.5			-1.5			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	91	80	91	dB	
			Full range	79			79		
		$R_L = 2\ \text{k}\Omega$	25°C	90	100	90	100		
			Full range	89			89		
		$R_L = 10\ \text{k}\Omega$	25°C	95	106	95	106		
			Full range	94			94		
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}		Ω	
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C			11			pF
		Differential	25°C			2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80			80			Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0, R_S = 50\ \Omega$	25°C	70	89	70	89	dB		
		Full range	68			68			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V},$ $V_O = 0, R_S = 50\ \Omega$	25°C	82	99	82	99	dB		
		Full range	80			80			

† Full range is -40°C to 85°C .

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	TA	TLE2072I			TLE2072AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I _{CC} Supply current (both channels)	V _O = 0, No load	25°C	2.7	2.9	3.6	2.7	2.9	3.6	mA
		Full range				3.6			
a _x Crosstalk attenuation	V _{IC} = 0, R _L = 2 kΩ	25°C	120			120			dB
I _{OS} Short-circuit output current	V _O = 0	V _{ID} = 1 V	-35			-35			mA
		V _{ID} = -1 V	45			45			

TLE2072I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	TA†	TLE2072I			TLE2072AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	V _{O(PP)} = ±2.3 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 100 pF, See Figure 1	25°C	35			35			V/μs	
		Full range	20			20				
SR- Negative slew rate		25°C	38			38			V/μs	
		Full range	20			20				
t _s Settling time	A _{VD} = -1, 2-V step, R _L = 1 kΩ, C _L = 100 pF	To 10 mV	0.25			0.25			μs	
		To 1 mV	0.4			0.4				
V _n Equivalent input noise voltage	R _S = 20 Ω, See Figure 3	25°C	f = 10 Hz	28	55	28	55	nV/√Hz		
			f = 10 kHz	11.6	17	11.6	17			
V _{N(PP)} Peak-to-peak equivalent input noise voltage		25°C	f = 10 Hz to 10 kHz	6			6			μV
			f = 0.1 Hz to 10 Hz	0.6			0.6			
I _n Equivalent input noise current	V _{IC} = 0, f = 10 kHz	25°C	2.8			2.8			fA/√Hz	
THD + N Total harmonic distortion plus noise	V _{O(PP)} = 5 V, f = 1 kHz, R _S = 25 Ω, A _{VD} = 10, R _L = 2 kΩ,	25°C	0.013%			0.013%				
B ₁ Unity-gain bandwidth	V _I = 10 mV, C _L = 25 pF, R _L = 2 kΩ, See Figure 2	25°C	9.4			9.4			MHz	
B _{OM} Maximum output-swing bandwidth	V _{O(PP)} = 4 V, R _L = 2 kΩ, A _{VD} = -1, C _L = 25 pF	25°C	2.8			2.8			MHz	
φ _m Phase margin at unity gain	V _I = 10 mV, C _L = 25 pF, R _L = 2 kΩ, See Figure 2	25°C	56°			56°				

† Full range is 40°C to 85°C.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS181 – FEBRUARY 1997

TLE2072I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2072I			TLE2072AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0,$ $R_S = 50 \Omega,$ $V_O = 0,$	25°C	1.1 6			0.7 3.5			mV	
		Full range				6.4				
α_{VIO} Temperature coefficient of input offset voltage		Full range	2.4 25			2.4 25			$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0,$ $V_O = 0,$ See Figure 4	25°C	6 100			6 100			pA	
		Full range				5			nA	
I_{IB} Input bias current		25°C	20 175			20 175			pA	
		Full range				10			nA	
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	15 to -11		15 to -11.9		15 to -11.9		V	
		Full range	15 to -10.8				15 to -10.8			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200 \mu\text{A}$	25°C	13.8 14.1		13.8 14.1				V	
		Full range	13.7		13.7					
	$I_O = -2 \text{ mA}$	25°C	13.5 13.9		13.5 13.9					
		Full range	13.4		13.4					
	$I_O = -20 \text{ mA}$	25°C	11.5 12.3		11.5 12.3					
		Full range	11.5		11.5					
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200 \mu\text{A}$	25°C	-13.8 -14.2		-13.8 -14.2				V	
		Full range	-13.7		-13.7					
	$I_O = 2 \text{ mA}$	25°C	-13.5 -14		-13.5 -14					
		Full range	-13.4		-13.4					
	$I_O = 20 \text{ mA}$	25°C	-11.5 -12.4		-11.5 -12.4					
		Full range	-11.5		-11.5					
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}$	$R_L = 600 \Omega$	25°C	80 96		80 96		dB		
			Full range	79		79				
		$R_L = 2 \text{ k}\Omega$	25°C	90 109		90 109				
			Full range	89		89				
		$R_L = 10 \text{ k}\Omega$	25°C	95 118		95 118				
			Full range	94		94				
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}			Ω	
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C	7.5			7.5			pF
		Differential	25°C	2.5			2.5			
z_o Open-loop output impedance	$f = 1 \text{ MHz}$	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0,$ $R_S = 50 \Omega$	25°C	80 98			80 98			dB	
		Full range	79			79				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V},$ $V_O = 0,$ $R_S = 50 \Omega$	25°C	82 99			82 99			dB	
		Full range	80			80				

† Full range is -40°C to 85°C .



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)
(continued)

PARAMETER	TEST CONDITIONS	T_A	TLE2072I			TLE2072AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current (both channels)	$V_O = 0$, No load	25°C	2.7	3.1	3.6	2.7	3.1	3.6	mA
		Full range	3.6			3.6			
a_x Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2\text{ k}\Omega$	25°C	120			120			dB
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\text{ V}$	-30	-45	-30	-45	mA	
			$V_{ID} = -1\text{ V}$	30	48	30	48		

TLE2072I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2072I			TLE2072AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_O(PP) = \pm 10\text{ V}$, $A_{VD} = -1$, $C_L = 100\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 1	25°C	28	40		28	40	V/ μs	
		Full range	22			22			
SR- Negative slew rate		25°C	30	45		30	45	V/ μs	
		Full range	22			22			
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	To 10 mV	0.4		0.4		μs	
			To 1 mV	1.5		1.5			
V_n Equivalent input noise voltage		25°C	f = 10 Hz	28	55	28	55	nV/ $\sqrt{\text{Hz}}$	
			f = 10 kHz	11.6	17	11.6	17		
$V_N(PP)$ Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	f = 0 Hz to 10 kHz	6		6		μV	
			f = 0.1 Hz to 10 Hz	0.6		0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8		2.8		fA/ $\sqrt{\text{Hz}}$		
THD + N Total harmonic distortion plus noise	$V_O(PP) = 20\text{ V}$, f = 1 kHz, $R_S = 25\ \Omega$	25°C	0.008%		0.008%				
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	8	10	8	10	MHz		
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 20\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$	25°C	478	637	478	637	kHz		
ϕ_m Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	57°		57°				

† Full range is -40°C to 85°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2072M			TLE2072AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50\ \Omega,$	25°C		0.9	6		0.65	3.5	mV
		Full range			10.5			8	
α_{VIO} Temperature coefficient of input offset voltage		Full range		2.3	25*		2.3	25*	$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C		5	100		5	100	pA
		Full range			20			20	nA
I_{IB} Input bias current		25°C		15	175		15	175	pA
		Full range			60			60	nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1	5 to -1.9		5 to -1	5 to -1.9		V
		Full range	5 to -0.8			5 to -0.8			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8	4.1		3.8	4.1	V	
		Full range	3.6			3.6			
	$I_O = -2\ \text{mA}$	25°C	3.5	3.9		3.5	3.9		
		Full range	3.3			3.3			
	$I_O = -20\ \text{mA}$	25°C	1.5	2.3		1.5	2.3		
		Full range	1.4			1.4			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8	-4.2		-3.8	-4.2	V	
		Full range	-3.6			-3.6			
	$I_O = 2\ \text{mA}$	25°C	-3.5	-4.1		-3.5	-4.1		
		Full range	-3.3			-3.3			
	$I_O = 20\ \text{mA}$	25°C	-1.5	-2.4		-1.5	-2.4		
		Full range	-1.4			-1.4			
AVD Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	91		80	91	dB
			Full range	78			78		
		$R_L = 2\ \text{k}\Omega$	25°C	90	100		90	100	
			Full range	88			88		
		$R_L = 10\ \text{k}\Omega$	25°C	95	106		95	106	
			Full range	93			93		
r_i Input resistance	$V_{IC} = 0$	25°C		10^{12}		10^{12}		Ω	
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C		11		11	pF	
		Differential	25°C		2.5		2.5		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C		80		80		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0, R_S = 50\ \Omega$	25°C		70	89		70	89	dB
		Full range		68			68		

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C .

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2072M			TLE2072AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\text{ V}$ to $\pm 15\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	Full range	80			80		dB	
I_{CC}	Supply current (both channels)	$V_O = 0$, No load	25°C	2.7	2.9	3.6	2.7	2.9	3.6	mA
			Full range			3.6			3.6	
a_x	Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2\text{ k}\Omega$	25°C		120		120		dB	
I_{OS}	Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\text{ V}$			-35			mA
				$V_{ID} = -1\text{ V}$			45			

† Full range is -55°C to 125°C .

TLE2072M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2072M			TLE2072AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR^+	Positive slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C		35		35		$\text{V}/\mu\text{s}$
			Full range	18*		18*			
SR^-	Negative slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C		38		38		$\text{V}/\mu\text{s}$
			Full range	18*		18*			
t_s	Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	To 10 mV		0.25		0.25		μs
			To 1 mV		0.4		0.4		
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	f = 10 Hz	28	55*	28	55*	$\text{nV}/\sqrt{\text{Hz}}$	
			f = 10 kHz	11.6	17*	11.6	17*		
$V_N(PP)$	Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	f = 10 Hz to 10 kHz	6		6		μV	
			f = 0.1 Hz to 10 Hz	0.6		0.6			
I_n	Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8		2.8		$\text{fA}/\sqrt{\text{Hz}}$	
THD + N	Total harmonic distortion plus noise	$V_O(PP) = 5\text{ V}$, f = 1 kHz, $R_S = 25\ \Omega$	25°C	0.013%		0.013%			
B_1	Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	9.4		9.4		MHz	
B_{OM}	Maximum output-swing bandwidth	$V_O(PP) = 4\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$	25°C	2.8		2.8		MHz	
ϕ_m	Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	56°		56°			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2072M			TLE2072AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50 \Omega$	25°C		1.1	6		0.7	3.5	mV	
		Full range			10.5			8		
αV_{IO} Temperature coefficient of input offset voltage		Full range		2.4	25*		2.4	25*	$\mu V/^\circ C$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C		6	100		6	100	pA	
		Full range			20			20	nA	
I_{IB} Input bias current		25°C		20	175		20	175	pA	
		Full range			60			60	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.8			15 to -10.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200 \mu A$	25°C	13.8	14.1		13.8	14.1		V	
		Full range		13.6			13.6			
	$I_O = -2$ mA	25°C	13.5	13.9		13.5	13.9			
		Full range		13.3			13.3			
	$I_O = -20$ mA	25°C	11.5	12.3		11.5	12.3			
		Full range		11.4			11.4			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200 \mu A$	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range		-13.6			-13.6			
	$I_O = 2$ mA	25°C	-13.5	-14		-13.5	-14			
		Full range		-13.3			-13.3			
	$I_O = 20$ mA	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range		-11.4			-11.4			
AVD Large-signal differential voltage amplification	$V_O = \pm 10$ V	$R_L = 600 \Omega$	25°C	80	96		80	96	dB	
			Full range		78			78		
		$R_L = 2$ k Ω	25°C	90	109		90	109		
			Full range		89			89		
		$R_L = 10$ k Ω	25°C	95	118		95	118		
			Full range		93			93		
r_i Input resistance	$V_{IC} = 0$	25°C		10^{12}		10^{12}		Ω		
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C		7.5		7.5	pF		
		Differential	25°C		2.5		2.5			
z_o Open-loop output impedance	$f = 1$ MHz	25°C		80		80		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0, R_S = 50 \Omega$	25°C	80	98		80	98	dB		
		Full range		78			78			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $V_O = 0, R_S = 50 \Omega$	25°C	82	99		82	99	dB		
		Full range		80			80			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is $-55^\circ C$ to $125^\circ C$.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2072M			TLE2072AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
I_{CC}	Supply current (both channels)	$V_O = 0$, No load	25°C	2.7	3.1	3.6	2.7	3.1	3.6	mA
			Full range	3.6			3.6			
a_x	Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2$ k Ω	25°C	120			120			dB
I_{OS}	Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-30	-45	-30	-45	mA	
				$V_{ID} = -1$ V	30	48	30	48		

† Full range is -55°C to 125°C.

TLE2072M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2072M			TLE2072AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+	Positive slew rate	$V_O(PP) = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	28	40		28	40	V/ μ s	
			Full range	20			20			
SR-	Negative slew rate	See Figure 1	25°C	30	45		30	45	V/ μ s	
			Full range	20			20			
t_s	Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	0.4			0.4			μ s
			To 1 mV	1.5			1.5			
V_n	Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	f = 10 Hz	28	55*		28	55*	nV/ \sqrt{Hz}	
			f = 10 kHz	11.6	17*		11.6	17*		
$V_N(PP)$	Peak-to-peak equivalent input noise voltage	See Figure 3	f = 10 Hz to 10 kHz	6			6			μ V
			f = 0.1 Hz to 10 Hz	0.6			0.6			
I_n	Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}
THD + N	Total harmonic distortion plus noise	$V_O(PP) = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%			
B_1	Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8*	10		8*	10	MHz	
B_{OM}	Maximum output-swing bandwidth	$V_O(PP) = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478*	637		478*	637	kHz	
ϕ_m	Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2072Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLE2072Y			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0$,	$V_O = 0$, $R_S = 50\ \Omega$	1.1	6		mV
I_{IO}	Input offset current	$V_{IC} = 0$,	$V_O = 0$, See Figure 4	6	100		pA
I_{IB}	Input bias current			20	175		pA
V_{ICR}	Common-mode input voltage range	$R_S = 50\ \Omega$		15 to -11	15 to 11.9		V
V_{OM+}	Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$		13.8	14.1		V
		$I_O = -2\ \text{mA}$		13.5	13.9		
		$I_O = -20\ \text{mA}$		11.5	12.3		
V_{OM-}	Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$		-13.8	-14.2		V
		$I_O = 2\ \text{mA}$		-13.5	-14		
		$I_O = 20\ \text{mA}$		-11.5	-12.4		
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	80	96		dB
			$R_L = 2\ \text{k}\Omega$	90	109		
			$R_L = 10\ \text{k}\Omega$	95	118		
r_i	Input resistance	$V_{IC} = 0$		10 ¹²			Ω
c_i	Input capacitance	$V_{IC} = 0$, See Figure 5	Common mode	7.5			pF
			Differential	2.5			
z_o	Open-loop output impedance	$f = 1\ \text{MHz}$		80			Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $V_O = 0$, $R_S = 50\ \Omega$		80	98		dB
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V}$, $R_S = 50\ \Omega$, $V_O = 0$		82	99		dB
I_{CC}	Supply current (both channels)	$V_O = 0$, No load		2.7	3.1	3.6	mA
I_{OS}	Short-circuit output current	$V_O = 0$		$V_{ID} = 1\ \text{V}$	-30	-45	mA
				$V_{ID} = -1\ \text{V}$	30	48	

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2074C			TLE2074AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	-1.6	5	-0.5	3	mV		
		Full range	7.1		5.1				
α _{VIO} Temperature coefficient of input offset voltage		Full range	10.1	30	10.1	30	μV/°C		
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	15	100	15	100	pA		
		Full range	1400		1400				
I _{IB} Input bias current		25°C	20	175	20	175	pA		
		Full range	5000		5000				
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	5 to -1	5 to -1.9	5 to -1	5 to -1.9	V		
		Full range	5 to -0.9		5 to -0.9				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	3.8	4.1	3.8	4.1	V		
		Full range	3.7		3.7				
	I _O = -2 mA	25°C	3.5	3.9	3.5	3.9			
		Full range	3.4		3.4				
	I _O = -20 mA	25°C	1.5	2.3	1.5	2.3			
		Full range	1.5		1.5				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-3.8	-4.2	-3.8	-4.2	V		
		Full range	-3.7		-3.7				
	I _O = 2 mA	25°C	-3.5	-4.1	-3.5	-4.1			
		Full range	-3.4		-3.4				
	I _O = 20 mA	25°C	-1.5	-2.4	-1.5	-2.4			
		Full range	-1.5		-1.5				
AVD Large-signal differential voltage amplification	V _O = ± 2.3 V	R _L = 600 Ω	25°C	80	91	80	91	dB	
			Full range	79		79			
		R _L = 2 kΩ	25°C	90	100	90	100		
			Full range	89		89			
		R _L = 10 kΩ	25°C	95	106	95	106		
			Full range	94		94			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²		10 ¹²		Ω		
c _i Input capacitance	Common mode	V _{IC} = 0, See Figure 5	25°C	11		11		pF	
	Differential		25°C	2.5		2.5			
z _o Open-loop output impedance	f = 1 MHz	25°C	80	80	80	80	Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	70	89	70	89	dB		
		Full range	68		68				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99	82	99	dB		
		Full range	80		80				

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2074C			TLE2074AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
I_{CC}	Supply current (four amplifiers)	$V_O = 0$, No load	25°C	5.2	6.3	7.5	5.2	6.3	7.5	mA
			Full range	7.5			7.5			
	Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2\text{ k}\Omega$	25°C	120			120			dB
I_{OS}	Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\text{ V}$			-35			mA
				$V_{ID} = -1\text{ V}$			45			

† Full range is 0°C to 70°C.

TLE2074C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2074C			TLE2074AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+	Positive slew rate	$V_{O(PP)} = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C	35			35			V/ μs
			Full range	22			22			
SR-	Negative slew rate	$V_{O(PP)} = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C	38			38			V/ μs
			Full range	22			22			
t_s	Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	To 10 mV			0.25			μs
				To 1 mV			0.4			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	f = 10 Hz			28 55			nV/ $\sqrt{\text{Hz}}$
				f = 10 kHz			11.6 17			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	f = 10 Hz to 10 kHz			6			μV
				f = 0.1 Hz to 10 Hz			0.6			
I_n	Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 5\text{ V}$, f = 1 kHz, $R_S = 25\ \Omega$	25°C	0.013%			0.013%			
B_1	Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	9.4			9.4			MHz
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 4\text{ V}$, $R_L = 2\text{ k}\Omega$, $A_{VD} = -1$, $C_L = 25\text{ pF}$	25°C	2.8			2.8			MHz
ϕ_m	Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	56°			56°			

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2074C			TLE2074AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	-1.6	5	-0.5	3	mV		
		Full range	7.1		5.1				
αV _{IO} Temperature coefficient of input offset voltage	V _{IC} = 0, V _O = 0, See Figure 4	25°C	10.1	30	10.1	30	μV/°C		
Full range		10.1		30					
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	15	100	15	100	pA		
Full range		1400		1400					
I _{IB} Input bias current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	25	175	25	175	pA		
		Full range	5000		5000				
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	15 to -11	15 to -11.9	15 to -11	15 to -11.9	V		
		Full range	15 to -10.9		15 to -10.9				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	13.8	14.1	13.8	14.1	V		
		Full range	13.7		13.7				
	I _O = -2 mA	25°C	13.5	13.9	13.5	13.9			
		Full range	13.4		13.4				
	I _O = -20 mA	25°C	11.5	12.3	11.5	12.3			
		Full range	11.5		11.5				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-13.8	-14.2	-13.8	-14.2	V		
		Full range	-13.7		-13.7				
	I _O = 2 mA	25°C	-13.7	-14	-13.7	-14			
		Full range	-13.6		-13.6				
	I _O = 20 mA	25°C	-11.5	-12.4	-11.5	-12.4			
		Full range	-11.5		-11.5				
A _{VD} Large-signal differential voltage amplification	V _O = ± 10 V	R _L = 600 Ω	25°C	80	96	80	96	dB	
			Full range	79		79			
		R _L = 2 kΩ	25°C	90	109	90	109		
			Full range	89		89			
		R _L = 10 kΩ	25°C	95	118	95	118		
			Full range	94		94			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²		10 ¹²		Ω		
c _i Input capacitance	Common mode	V _{IC} = 0, See Figure 5	25°C	7.5		7.5		pF	
	Differential		25°C	2.5		2.5			
z _o Open-loop output impedance	f = 1 MHz	25°C	80		80		Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	80	98	80	98	dB		
		Full range	79		79				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99	82	99	dB		
		Full range	81		81				

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2074C			TLE2074AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	5.2	6.5	7.5	5.2	6.5	7.5	mA
		Full range	7.5			7.5			
Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2$ k Ω	25°C	120			120			dB
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1$ V	-30	-45		-30	-45		mA
		$V_{ID} = -1$ V	30	48		30	48		

† Full range is 0°C to 70°C.

TLE2074C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2074C			TLE2074AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$V_O(PP) = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	25	40		25	40		V/ μ s	
		Full range	22			22				
SR- Negative slew rate		25°C	30	45		30	45		V/ μ s	
		Full range	25			25				
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	0.4			0.4			μ s	
		To 1 mV	1.5			1.5				
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz	28	55	28	55	nV/ \sqrt{Hz}		
			f = 10 kHz	11.6	17	11.6	17			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	25°C	6			6			μ V
				f = 0.1 Hz to 10 Hz	0.6			0.6		
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}	
THD + N Total harmonic distortion plus noise	$V_O(PP) = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%				
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8	10		8	10		MHz	
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478	637		478	637		kHz	
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°				

† Full range is 0°C to 70°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2074I			TLE2074AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C	-1.6 5			-0.5 3			mV	
		Full range	9			7				
α_{VIO} Temperature coefficient of input offset voltage		Full range	10.1 30			10.1 30			$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C	15 100			15 100			pA	
		Full range	5			5			nA	
I_{IB} Input bias current		25°C	20 175			20 175			pA	
		Full range	10			10			nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1 5 to -1.9			5 to -1 5 to -1.9			V	
		Full range	5 to -0.8			5 to -0.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8 4.1			3.8 4.1			V	
		Full range	3.7			3.7				
	$I_O = -2\ \text{mA}$	25°C	3.5 3.9			3.5 3.9				
		Full range	3.4			3.4				
	$I_O = -20\ \text{mA}$	25°C	1.5 2.3			1.5 2.3				
		Full range	1.5			1.5				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8 -4.2			-3.8 -4.2			V	
		Full range	-3.7			-3.7				
	$I_O = 2\ \text{mA}$	25°C	-3.5 -4.1			-3.5 -4.1				
		Full range	-3.4			-3.4				
	$I_O = 20\ \text{mA}$	25°C	-1.5 -2.4			-1.5 -2.4				
		Full range	-1.5			-1.5				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80 91			80 91			dB
			Full range	79			79			
		$R_L = 2\ \text{k}\Omega$	25°C	90 100			90 100			
			Full range	89			89			
		$R_L = 10\ \text{k}\Omega$	25°C	95 106			95 106			
			Full range	94			94			
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}			Ω	
c_i Input capacitance	Common mode	$V_{IC} = 0, \text{See Figure 5}$	25°C	11			11			pF
	Differential		25°C	2.5			2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50\ \Omega$	25°C	70 89			70 89			dB	
		Full range	68			68				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, V_O = 0, R_S = 50\ \Omega$	25°C	82 99			82 99			dB	
		Full range	80			80				

† Full range is -40°C to 85°C .



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2074I			TLE2074AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	5.2	6.3	7.5	5.2	6.3	7.5	mA
		Full range	7.5			7.5			
Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2\text{ k}\Omega$	25°C	120			120			dB
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\text{ V}$			-35			mA
			$V_{ID} = -1\text{ V}$			45			

† Full range is -40°C to 85°C .

TLE2074I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2074I			TLE2074AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $C_L = 100\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 1	25°C	35			35			$\text{V}/\mu\text{s}$	
		Full range	20			20				
SR- Negative slew rate		25°C	38			38			$\text{V}/\mu\text{s}$	
		Full range	20			20				
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	$T_o = 10\text{ mV}$	0.25			0.25			μs
			$T_o = 1\text{ mV}$	0.4			0.4			
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	$f = 10\text{ Hz}$	28	55	28	55	$\text{nV}/\sqrt{\text{Hz}}$		
			$f = 10\text{ kHz}$	11.6	17	11.6	17			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage		25°C	$f = 10\text{ Hz to } 10\text{ kHz}$	6			6			μV
			$f = 0.1\text{ Hz to } 10\text{ Hz}$	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, $f = 10\text{ kHz}$	25°C	2.8			2.8			$\text{fA}/\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O(PP) = 5\text{ V}$, $f = 1\text{ kHz}$, $R_S = 25\ \Omega$	$A_{VD} = 10$, $R_L = 2\text{ k}\Omega$	25°C	0.013%			0.013%			
B_1 Unity-gain bandwidth	$V_i = 10\text{ mV}$, $C_L = 25\text{ pF}$	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	9.4			9.4			MHz
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 4\text{ V}$, $R_L = 2\text{ k}\Omega$	$A_{VD} = -1$, $C_L = 25\text{ pF}$	25°C	2.8			2.8			MHz
ϕ_m Phase margin at unity gain	$V_i = 10\text{ mV}$, $C_L = 25\text{ pF}$	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	56°			56°			

† Full range is -40°C to 85°C .



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2074I			TLE2074AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	-1.6		5	-0.5		3	mV	
		Full range						7		
α _{VIO} Temperature coefficient of input offset voltage		Full range	10.1		30	10.1		30	μV/°C	
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C			15			100	pA	
		Full range						5	nA	
I _{IB} Input bias current		25°C			25			175	pA	
		Full range						10	nA	
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.8			15 to -10.8				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	13.8		14.1	13.8		14.1	V	
		Full range	13.7			13.7				
	I _O = -2 mA	25°C	13.5		13.9	13.5		13.9		
		Full range	13.4			13.4				
	I _O = -20 mA	25°C	11.5		12.3	11.5		12.3		
		Full range	11.5			11.5				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-13.8		-14.2	-13.8		-14.2	V	
		Full range	-13.7			-13.7				
	I _O = 2 mA	25°C	-13.5		-14	-13.5		-14		
		Full range	-13.4			-13.4				
	I _O = 20 mA	25°C	-11.5		-12.4	-11.5		-12.4		
		Full range	-11.5			-11.5				
A _{VD} Large-signal differential voltage amplification	V _O = ± 10 V	R _L = 600 Ω	25°C	80		96	80		96	dB
			Full range	79			79			
		R _L = 2 kΩ	25°C	90		109	90		109	
			Full range	89			89			
		R _L = 10 kΩ	25°C	95		118	95		118	
			Full range	94			94			
r _i Input resistance	V _{IC} = 0	25°C			10 ¹²			10 ¹²	Ω	
c _i Input capacitance	Common mode Differential	V _{IC} = 0, See Figure 5	25°C			7.5			7.5	pF
			25°C			2.5			2.5	
z _o Open-loop output impedance	f = 1 MHz	25°C			80			80	Ω	
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	80		98	80		98	dB	
		Full range	79			79				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82		99	82		99	dB	
		Full range	80			80				

† Full range is -40°C to 85°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2074I			TLE2074AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC}	Supply current (four amplifiers) $V_O = 0$, No load	25°C	5.2	6.5	7.5	5.2	6.5	7.5	mA
		Full range				7.5			
Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2$ k Ω	25°C	120			120			dB
I_{OS}	Short-circuit output current $V_O = 0$	25°C	$V_{ID} = 1$ V		-30	-45	-30	-45	mA
			$V_{ID} = -1$ V		30	48	30	48	

† Full range is -40°C to 85°C.

TLE2074I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2074I			TLE2074AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate $V_{O(PP)} = \pm 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	25	40		25	40		V/ μ s
		Full range	19			19			
SR-	Negative slew rate	25°C	30	45		30	45		V/ μ s
		Full range	22			22			
t_s	Settling time $A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	25°C	To 10 mV	0.4		0.4		μ s	
			To 1 mV	1.5		1.5			
V_n	Equivalent input noise voltage $R_S = 20$ Ω , See Figure 3	25°C	$f = 10$ Hz	28	55	28	55	nV/ \sqrt{Hz}	
			$f = 10$ kHz	11.6	17	11.6	17		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	25°C	$f = 10$ Hz to 10 kHz	6		6		μ V	
			$f = 0.1$ Hz to 10 Hz	0.6		0.6			
I_n	Equivalent input noise current $V_{IC} = 0$, $f = 10$ kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}
THD + N	Total harmonic distortion plus noise $V_{O(PP)} = 20$ V, $A_{VD} = 10$, $f = 1$ kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%			
B_1	Unity-gain bandwidth $V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8	10		8	10	MHz	
B_{OM}	Maximum output-swing bandwidth $V_{O(PP)} = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478	637		478	637	kHz	
ϕ_m	Phase margin at unity gain $V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°			

† Full range is -40°C to 85°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2074M			TLE2074AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C	-1.6	5	-0.5	3	mV		
		Full range	10.5			8.5			
α_{VIO} Temperature coefficient of input offset voltage		Full range	10.1	30*	10.1	30*	$\mu\text{V}/^\circ\text{C}$		
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C	15	100	15	100	pA		
		Full range	20			20			
I_{IB} Input bias current		25°C	20	175	20	175	pA		
		Full range	60			60	nA		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1	5 to -1.9	5 to -1	5 to -1.9	V		
		Full range	5 to -0.8		5 to -0.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8	4.1	3.8	4.1	V		
		Full range	3.6			3.6			
	$I_O = -2\ \text{mA}$	25°C	3.5	3.9	3.5	3.9			
		Full range	3.3			3.3			
$I_O = -20\ \text{mA}$	25°C	1.5	2.3	1.5	2.3				
	Full range	1.4			1.4				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8	-4.2	-3.8	-4.2	V		
		Full range	-3.6			-3.6			
	$I_O = 2\ \text{mA}$	25°C	-3.5	-4.1	-3.5	-4.1			
		Full range	-3.3			-3.3			
$I_O = 20\ \text{mA}$	25°C	-1.5	-2.4	-1.5	-2.4				
	Full range	-1.4			-1.4				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	91	80	91	dB	
			Full range	78			78		
		$R_L = 2\ \text{k}\Omega$	25°C	90	100	90	100		
			Full range	88			88		
		$R_L = 10\ \text{k}\Omega$	25°C	95	106	95	106		
			Full range	93			93		
r_i Input resistance	$V_{IC} = 0$	25°C	10 ¹²			10 ¹²	Ω		
c_i Input capacitance	Common mode	$V_{IC} = 0, \text{See Figure 5}$	25°C	11			11	pF	
	Differential		25°C	2.5			2.5		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80			80	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50\ \Omega$	25°C	70	89	70	89	dB		
		Full range	68			68			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, V_O = 0, R_S = 50\ \Omega$	25°C	82	99	82	99	dB		
		Full range	80			80			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T _A †	TLE2074M			TLE2074AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I _{CC} Supply current (four amplifiers)	V _O = 0, No load	25°C	5.2	6.3	7.5	5.2	6.3	7.5	mA
		Full range	7.5			7.5			
Crosstalk attenuation	V _{IC} = 0, R _L = 2 kΩ	25°C	120			120			dB
I _{OS} Short-circuit output current	V _O = 0	25°C	V _{ID} = 1 V			-35			mA
			V _{ID} = -1 V			45			

† Full range is -55°C to 125°C.

TLE2074M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T _A †	TLE2074M			TLE2074AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	V _O (PP) = ±2.3 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 100 pF, See Figure 1	25°C	35			35			V/μs	
		Full range	18*			18*				
SR- Negative slew rate	V _O (PP) = ±2.3 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 100 pF, See Figure 1	25°C	38			38			V/μs	
		Full range	18*			18*				
t _s Settling time	A _{VD} = -1, 2-V step, R _L = 1 kΩ, C _L = 100 pF	25°C	To 10 mV			0.25			μs	
			To 1 mV			0.4				
V _n Equivalent input noise voltage	R _S = 20 Ω, See Figure 3	25°C	f = 10 Hz			28 55*			nV/√Hz	
			f = 10 kHz			11.6 17*				
V _N (PP) Peak-to-peak equivalent input noise voltage	R _S = 20 Ω, See Figure 3	25°C	f = 10 Hz to 10 kHz			6			μV	
			f = 0.1 Hz to 10 Hz			0.6				
I _n Equivalent input noise current	V _{IC} = 0, f = 10 kHz	25°C	2.8			2.8			fA/√Hz	
THD + N Total harmonic distortion plus noise	V _O (PP) = 5 V, f = 1 kHz, R _S = 25 Ω	A _{VD} = 10, R _L = 2 kΩ	25°C	0.013%			0.013%			
B ₁ Unity-gain bandwidth	V _I = 10 mV, C _L = 25 pF, R _L = 2 kΩ, See Figure 2	25°C	9.4			9.4			MHz	
B _{OM} Maximum output-swing bandwidth	V _O (PP) = 4 V, R _L = 2 kΩ, A _{VD} = -1, C _L = 25 pF	25°C	2.8			2.8			MHz	
φ _m Phase margin at unity gain	V _I = 10 mV, C _L = 25 pF, R _L = 2 kΩ, See Figure 2	25°C	56°			56°				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2074M			TLE2074AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	-1.6		5	-0.5		3	mV
		Full range	10.5			8.5			
α _{VIO} Temperature coefficient of input offset voltage	V _{IC} = 0, V _O = 0, See Figure 4	25°C	10.1		30*	10.1		30*	μV/°C
Full range		10.1			30*				
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	15		100	15		100	pA
		Full range	20			20			
I _{IB} Input bias current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	25		175	25		175	pA
		Full range	60			60			
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V
		Full range	15 to -10.8		15 to -10.8				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	13.8	14.1		13.8	14.1		V
		Full range	13.6		13.6				
	I _O = -2 mA	25°C	13.5	13.9		13.5	13.9		
		Full range	13.3		13.3				
	I _O = -20 mA	25°C	11.5	12.3		11.5	12.3		
		Full range	11.4		11.4				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-13.8	-14.2		-13.8	-14.2		V
		Full range	-13.6		-13.6				
	I _O = 2 mA	25°C	-13.5	-14		-13.5	-14		
		Full range	-13.3		-13.3				
	I _O = 20 mA	25°C	-11.5	-12.4		-11.5	-12.4		
		Full range	-11.4		-11.4				
A _{VD} Large-signal differential voltage amplification	V _O = ± 10 V	R _L = 600 Ω	25°C	80	96		80	96	dB
			Full range	78		78			
		R _L = 2 kΩ	25°C	90	109		90	109	
			Full range	88		88			
		R _L = 10 kΩ	25°C	95	118		95	118	
			Full range	93		93			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²		10 ¹²			Ω	
c _i Input capacitance	Common mode Differential	V _{IC} = 0, See Figure 5	25°C	7.5		7.5		pF	
			25°C	2.5		2.5			
z _o Open-loop output impedance	f = 1 MHz	25°C	80		80		Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	80	98		80	98	dB	
		Full range	78		78				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99		82	99	dB	
		Full range	80		80				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TLE2074M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2074M			TLE2074AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	25°C	5.2	6.5	7.5	5.2	6.5	7.5	mA
		Full range	7.5			7.5			
Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2$ k Ω	25°C	120			120			dB
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-30	-45	-30	-45	mA	
			$V_{ID} = -1$ V	30	48	30	48		

† Full range is -55°C to 125°C.

TLE2074M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2074M			TLE2074AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_{O(PP)} = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	25	40		25	40	V/ μ s	
		Full range	17			17			
SR- Negative slew rate		25°C	30	45		30	45	V/ μ s	
		Full range	20			20			
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	25°C	To 10 mV	0.4		0.4		μ s	
			To 1 mV	1.5		1.5			
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz	28	55*	28	55*	nV/ \sqrt{Hz}	
f = 10 kHz			11.6	17*	11.6	17*			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	25°C	6		6		μ V	
	f = 0.1 Hz to 10 Hz			0.6		0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8		2.8		fA/ \sqrt{Hz}		
THD + N Total harmonic distortion plus noise	$V_{O(PP)} = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%		0.008%				
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $C_L = 25$ pF, $R_L = 2$ k Ω , See Figure 2	25°C	8*	10	8*	10	MHz		
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478*	637	478*	637	kHz		
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°		57°				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.




TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS181 – FEBRUARY 1997

TLE2074Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)


PARAMETER	TEST CONDITIONS	TLE2074Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$ $V_O = 0$,			5	mV
I_{IO} Input offset current	$V_{IC} = 0$, $V_O = 0$,		15	100	pA
I_{IB} Input bias current	See Figure 4		25	175	pA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	15 to -11	15 to 11.9		V
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	13.8	14.1		V
	$I_O = -2\ \text{mA}$	13.5	13.9		
	$I_O = -20\ \text{mA}$	11.5	12.3		
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	-13.8	-14.2		V
	$I_O = 2\ \text{mA}$	-13.5	-14		
	$I_O = 20\ \text{mA}$	-11.5	-12.4		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	80	96	dB
		$R_L = 2\ \text{k}\Omega$	90	109	
		$R_L = 10\ \text{k}\Omega$	95	118	
r_i Input resistance	$V_{IC} = 0$		10	12	Ω
c_i Input capacitance	Common mode	$V_O = 0$, See Figure 5	7.5		pF
	Differential		2.5		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$		80		Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$ $V_O = 0$,	80	98		dB
kSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}$, $V_O = 0$, $R_S = 50\ \Omega$	82	99		dB
I_{CC} Supply current (four amplifiers)	$V_O = 0$, No load	5.2	6.5	7.5	mA
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	-30	-45	mA
		$V_{ID} = -1\ \text{V}$	30	48	

PARAMETER MEASUREMENT INFORMATION



† Includes fixture capacitance

Figure 1. Slew-Rate Test Circuit



† Includes fixture capacitance

Figure 2. Unity-Gain Bandwidth and Phase-Margin Test Circuit

PARAMETER MEASUREMENT INFORMATION




Figure 3. Noise-Voltage Test Circuit




Figure 4. Input-Bias and Offset-Current Test Circuit




Figure 5. Internal Input Capacitance

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

input bias and offset current

At the picoampere bias current level typical of the TLE207x and TLE207xA, accurate measurement of the bias current becomes difficult. Not only does this measurement require a picoammeter but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied but with no device in the socket. The device is then inserted in the socket and a second test is performed that measures both the socket leakage and the device input bias current. The two measurements are then subtracted algebraically to determine the bias current of the device.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	6, 7, 8
α_{VIO}	Temperature coefficient of input offset voltage	Distribution	9, 10, 11
I_{IO}	Input offset current	vs Free-air temperature	12, 13
I_{IB}	Input bias current	vs Free-air temperature vs Total supply voltage	12, 13 14
V_{ICR}	Common-mode input voltage range	vs Free-air temperature	15
V_O	Output voltage	vs Differential input voltage	16, 17
V_{OM+}	Maximum positive peak output voltage	vs Output current	18
V_{OM-}	Maximum negative peak output voltage	vs Output current	19
V_{OM}	Maximum peak output voltage	vs Free-air temperature vs Supply voltage	20, 21 22
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	23
V_O	Output voltage	vs Settling time	24
A_{VD}	Large-signal differential voltage amplification	vs Load resistance vs Free-air temperature	25 26, 27
A_{VD}	Small-signal differential voltage amplification	vs Frequency	28, 29
$CMRR$	Common-mode rejection ratio	vs Frequency vs Free-air temperature	30 31
k_{SVR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	32 33
I_{CC}	Supply current	vs Supply voltage vs Free-air temperature vs Differential input voltage	34, 35, 36 37, 38, 39 40 – 45
I_{OS}	Short-circuit output current	vs Supply voltage vs Elapsed time vs Free-air temperature	46 47 48
SR	Slew rate	vs Free-air temperature vs Load resistance vs Differential input voltage	49, 50 51 52
V_n	Equivalent Input noise voltage (spectral density)	vs Frequency	53
V_n	Input referred noise voltage	vs Noise bandwidth Over a 10-second time interval	54 55
	Third-octave spectral noise density	vs Frequency bands	56
$THD + N$	Total harmonic distortion plus noise	vs Frequency	57, 58
B_1	Unity-gain bandwidth	vs Load capacitance	59
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	60 61
	Gain margin	vs Load capacitance	62
ϕ_m	Phase margin	vs Free-air temperature vs Supply voltage vs Load capacitance	63 64 65
	Phase shift	vs Frequency	28, 29
	Noninverting large-signal pulse response	vs Time	66
	Small-signal pulse response	vs Time	67
Z_o	Closed-loop output impedance	vs Frequency	68
	Crosstalk attenuation	vs Frequency	69



TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLE2071
 INPUT OFFSET VOLTAGE




Figure 6

DISTRIBUTION OF TLE2072
 INPUT OFFSET VOLTAGE




Figure 7

DISTRIBUTION OF TLE2074
 INPUT OFFSET VOLTAGE




Figure 8

DISTRIBUTION OF TLE2071 INPUT OFFSET
 VOLTAGE TEMPERATURE COEFFICIENT




Figure 9

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLE2072 INPUT OFFSET
 VOLTAGE TEMPERATURE COEFFICIENT




Figure 10

DISTRIBUTION OF TLE2074 INPUT OFFSET
 VOLTAGE TEMPERATURE COEFFICIENT




Figure 11

INPUT BIAS CURRENT AND
 INPUT OFFSET CURRENT†
 vs
 FREE-AIR TEMPERATURE




Figure 12

INPUT BIAS CURRENT AND
 INPUT OFFSET CURRENT†
 vs
 FREE-AIR TEMPERATURE




Figure 13

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

INPUT BIAS CURRENT
 vs
 TOTAL SUPPLY VOLTAGE




Figure 14

COMMON-MODE INPUT VOLTAGE RANGE†
 vs
 FREE-AIR TEMPERATURE




Figure 15

OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 16

OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE†
 vs
 OUTPUT CURRENT




Figure 18

MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE†
 vs
 OUTPUT CURRENT




Figure 19

MAXIMUM PEAK OUTPUT VOLTAGE†
 vs
 FREE-AIR TEMPERATURE




Figure 20

MAXIMUM PEAK OUTPUT VOLTAGE†
 vs
 FREE-AIR TEMPERATURE




Figure 21

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

MAXIMUM PEAK OUTPUT VOLTAGE
 vs
 SUPPLY VOLTAGE




Figure 22

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE†
 vs
 FREQUENCY




Figure 23

OUTPUT VOLTAGE
 vs
 SETTling TIME




Figure 24

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION
 vs
 LOAD RESISTANCE




Figure 25

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION†
 vs
 FREE-AIR TEMPERATURE




Figure 26

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION†
 vs
 FREE-AIR TEMPERATURE




Figure 27

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

SMALL-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT




Figure 28

SMALL-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT




Figure 29

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

COMMON-MODE REJECTION RATIO
vs
FREQUENCY




Figure 30

COMMON-MODE REJECTION RATIO†
vs
FREE-AIR TEMPERATURE




Figure 31

SUPPLY-VOLTAGE REJECTION RATIO
vs
FREQUENCY




Figure 32

SUPPLY-VOLTAGE REJECTION RATIO†
vs
FREE-AIR TEMPERATURE




Figure 33

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

TLE2071
 SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




Figure 34

TLE2072
 SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




Figure 35

TLE2074
 SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




Figure 36

TLE2071
 SUPPLY CURRENT†
 vs
 FREE-AIR TEMPERATURE




Figure 37

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

TLE2072
SUPPLY CURRENT†
 vs
FREE-AIR TEMPERATURE




Figure 38

TLE2074
SUPPLY CURRENT†
 vs
FREE-AIR TEMPERATURE




Figure 39

TLE2071
SUPPLY CURRENT
 vs
DIFFERENTIAL INPUT VOLTAGE




Figure 40

TLE2072
SUPPLY CURRENT
 vs
DIFFERENTIAL INPUT VOLTAGE




Figure 41

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS




Figure 42




Figure 43




Figure 44




Figure 45

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

SHORT-CIRCUIT OUTPUT CURRENT
vs
SUPPLY VOLTAGE




Figure 46

SHORT-CIRCUIT OUTPUT CURRENT
vs
ELAPSED TIME




Figure 47

SHORT-CIRCUIT OUTPUT CURRENT†
vs
FREE-AIR TEMPERATURE




Figure 48

SLEW RATE†
vs
FREE-AIR TEMPERATURE




Figure 49

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS




Figure 50




Figure 51




Figure 52




Figure 53

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

INPUT-REFERRED NOISE VOLTAGE
VS
NOISE BANDWIDTH




Figure 54

INPUT-REFERRED NOISE VOLTAGE
OVER A 10-SECOND TIME INTERVAL




Figure 55

THIRD-OCTAVE SPECTRAL NOISE DENSITY
VS
FREQUENCY BANDS




Figure 56

TOTAL HARMONIC DISTORTION PLUS NOISE
VS
FREQUENCY




Figure 57



TYPICAL CHARACTERISTICS

TOTAL HARMONIC DISTORTION PLUS NOISE
 vs
 FREQUENCY




Figure 58

UNITY-GAIN BANDWIDTH
 vs
 LOAD CAPACITANCE




Figure 59

GAIN-BANDWIDTH PRODUCT†
 vs
 FREE-AIR TEMPERATURE




Figure 60

GAIN-BANDWIDTH PRODUCT
 vs
 SUPPLY VOLTAGE




Figure 61

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS




Figure 62




Figure 63




Figure 64




Figure 65

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

NONINVERTING LARGE-SIGNAL
 PULSE RESPONSE†




Figure 66

SMALL-SIGNAL PULSE RESPONSE




Figure 67

CLOSED-LOOP OUTPUT IMPEDANCE
 vs
 FREQUENCY




Figure 68

TLE2072 AND TLE2074
 CROSSTALK ATTENUATION
 vs
 FREQUENCY




Figure 69

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE207x, TLE207xA, TLE207xY
EXCALIBUR LOW-NOISE HIGH-SPEED
JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS181 – FEBRUARY 1997

APPLICATION INFORMATION

Input characteristics

The TLE207x, TLE207xA, and TLE207xB are specified with a minimum and a maximum input voltage that if exceeded at either input could cause the device to malfunction. Because of the extremely high impedance and resulting low bias current requirements, the TLE207x, TLE207xA, and TLE207xB are well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias current requirements and cause degradation in system performance. It is good practice to include guard rings around inputs (see Figure 70). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.




Figure 70. Use of Guard Rings

TLE2071 input offset voltage nulling

The TLE2071 series offers external null pins that can be used to further reduce the input offset voltage. The circuit of Figure 71 can be connected as shown if the feature is desired. When external nulling is not needed, the null pins may be left unconnected.




Figure 71. Input Offset Voltage Nulling

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using *PSpice™ Parts™* model generation software. The Boyle macromodel (see Note 4) and subcircuit Figure 72 were generated using the TLE207x typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 4: G.R. Boyle, B.M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 72. Boyle Macromodel and Subcircuit

PSpice and *Parts* are trademarks of MicroSim Corporation.

TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

- **Direct Upgrades to TL05x, TL07x, and TL08x BiFET Operational Amplifiers**
- **Greater Than 2× Bandwidth (10 MHz) and 3× Slew Rate (45 V/μs) Than TL08x**
- **On-Chip Offset Voltage Trimming for Improved DC Performance**
- **Wider Supply Rails Increase Dynamic Signal Range to ±19 V**

description

The TLE208x series of JFET-input operational amplifiers more than double the bandwidth and triple the slew rate of the TL07x and TL08x families of BiFET operational amplifiers. The TLE208x also have wider supply-voltage rails, increasing the dynamic-signal range for BiFET circuits to ±19 V. On-chip zener trimming of offset voltage yields precision grades for greater accuracy in dc-coupled applications. The TLE208x are pin-compatible with lower performance BiFET operational amplifiers for ease in improving performance in existing designs.

BiFET operational amplifiers offer the inherently higher input impedance of the JFET-input transistors, without sacrificing the output drive associated with bipolar amplifiers. This makes these amplifiers better suited for interfacing with high-impedance sensors or very low level ac signals. They also feature inherently better ac response than bipolar or CMOS devices having comparable power consumption.

Because BiFET operational amplifiers are designed for use with dual power supplies, care must be taken to observe common-mode input-voltage limits and output voltage swing when operating from a single supply. DC biasing of the input signal is required and loads should be terminated to a virtual ground node at mid-supply. Texas Instruments TLE2426 integrated virtual ground generator is useful when operating BiFET amplifiers from single supplies.

The TLE208x are fully specified at ±15 V and ±5 V. For operation in low-voltage and/or single-supply systems, Texas Instruments LinCMOS™ families of operational amplifiers (TLC- and TLV-prefix) are recommended. When moving from BiFET to CMOS amplifiers, particular attention should be paid to slew rate and bandwidth requirements and output loading.

For BiFET circuits requiring low noise and/or tighter dc precision, the TLE207x offer the same ac response as the TLE208x with more stringent dc and noise specifications.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	
0°C to 70°C	3 mV 6 mV	TLE2081ACD TLE2081CD	—	—	TLE2081ACP TLE2081CP	— TLE2081Y
–55°C to 125°C	3 mV 6 mV	—	TLE2081AMFK TLE2081MFK	TLE2081AMJG TLE2081MJG	—	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2081ACDR).

‡ Chip forms are tested at T_A = 25°C only.

TLE2082 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	
0°C to 70°C	4 mV 7 mV	TLE2082ACD TLE2082CD	—	—	TLE2082ACP TLE2082CP	—
–40°C to 85°C	4 mV 7 mV	TLE2082AID TLE2082ID	—	—	TLE2082AIP TLE2082IP	TLE2082Y
–55°C to 125°C	4 mV 7 mV	TLE2082AMD TLE2082MD	TLE2082AMFK TLE2082MFK	TLE2082AMJG TLE2082MJG	TLE2082AMP TLE2082MP	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2082ACDR).

‡ Chip forms are tested at T_A = 25°C only.

TLE2084 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM (Y)
		SMALL OUTLINE (DW)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	
0°C to 70°C	4 mV 7 mV	TLE2084ACDW TLE2084CDW	—	—	TLE2084ACN TLE2084CN	— TLE2084Y
–55°C to 125°C	4 mV 7 mV	—	TLE2084AMFK TLE2084MFK	TLE2084AMJ TLE2084MJ	—	—





† The DW packages are available taped and reeled. Add R suffix to device type (e.g., TLE2084ACDWR).

‡ Chip forms are tested at T_A = 25°C only.




TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 - FEBRUARY 1997



NC - No internal connection

symbol




TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 - FEBRUARY 1997

TLE2081Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2081. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 - FEBRUARY 1997

TLE2082Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2082. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




**TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS**


SLOS182 – FEBRUARY 1997

TLE2084Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2084. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic (each channel)



NOTE A: OFFSET N1 AND OFFSET N2 are only available on the TLE2081x devices.

ACTUAL DEVICE COMPONENT COUNT			
COMPONENT	TLE2081	TLE2082	TLE2084
Transistors	33	57	114
Resistors	25	37	74
Diodes	8	5	10
Capacitors	6	11	22

TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	19 V
Supply voltage, V_{CC-} (see Note 1)	-19 V
Differential input voltage range, V_{ID} (see Note 2)	V_{CC+} to V_{CC-}
Input voltage range, V_I (any input)	V_{CC+} to V_{CC-}
Input current, I_I (each input)	±1 mA
Output current, I_O (each output)	±80 mA
Total current into V_{CC+}	160 mA
Total current out of V_{CC-}	160 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 85°C
M suffix	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The output can be shorted to either supply. Temperatures and/or supply voltages must be limited to ensure that the maximum dissipation rate is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
DW	1025 mW	8.2 mW/°C	656 mW	533 mW	205 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	230 mW
P	1000 mW	8.0 mW/°C	640 mW	344 mW	200 mW

recommended operating conditions

	C SUFFIX		I SUFFIX		M SUFFIX		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{CC\pm}$	±2.25	±19	±2.25	±19	±2.25	±19	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} = \pm 5\text{ V}$		-0.9	5	-0.8	5	V
	$V_{CC\pm} = \pm 15\text{ V}$		-10.9	15	-10.8	15	
Operating free-air temperature, T_A	0	70	-40	85	-55	125	°C



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2081C			TLE2081AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C	0.34	6	0.3	3	mV		
		Full range	8			5			
α_{VIO} Temperature coefficient of input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C	3.2	29	3.2	29	$\mu\text{V}/^\circ\text{C}$		
Full range		5			5				
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C	5	100	5	100	nA		
I_{IB} Input bias current		Full range	25°C	15	175	15	175	nA	
	Full range		5			5			
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1	5 to -1.9	5 to -1	5 to -1.9	V		
		Full range	5 to -0.9	5 to -0.9	5 to -0.9	5 to -0.9			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8	4.1	3.8	4.1	V		
		Full range	3.7			3.7			
	$I_O = -2\ \text{mA}$	25°C	3.5	3.9	3.5	3.9			
		Full range	3.4			3.4			
	$I_O = -20\ \text{mA}$	25°C	1.5	2.3	1.5	2.3			
		Full range	1.5			1.5			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.5	-4.2	-3.5	-4.2	V		
		Full range	-3.4			-3.4			
	$I_O = 2\ \text{mA}$	25°C	-3.7	-4.1	-3.7	-4.1			
		Full range	-3.6			-3.6			
	$I_O = 20\ \text{mA}$	25°C	-1.5	-2.4	-1.5	-2.4			
		Full range	-1.5			-1.5			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	91	80	91	dB	
			Full range	79			79		
		$R_L = 2\ \text{k}\Omega$	25°C	90	100	90	100		
			Full range	89			89		
		$R_L = 10\ \text{k}\Omega$	25°C	95	106	95	106		
			Full range	94			94		
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}	Ω		
c_i Input capacitance	$V_{IC} = 0, \text{See Figure 5}$	Common mode	25°C	11			11	pF	
		Differential	25°C	2.5			2.5		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80			80	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}, V_O = 0, R_S = 50\ \Omega$	25°C	70	89	70	89	dB		
		Full range	68			68			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, V_O = 0, R_S = 50\ \Omega$	25°C	82	99	82	99	dB		
		Full range	80			80			

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2081C			TLE2081AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.6	2.2	1.35	1.6	2.2	mA
		Full range				2.2			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V			-35			mA
			$V_{ID} = -1$ V			45			

† Full range is 0°C to 70°C.

TLE2081C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2081C			TLE2081AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$V_O(PP) = \pm 2.3$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	35			35			V/ μ s	
		Full range	23			23				
SR- Negative slew rate		25°C	38			38			V/ μ s	
		Full range	23			23				
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	25°C	To 10 mV	0.25			0.25			μ s
			To 1 mV	0.4			0.4			
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	$f = 10$ Hz	28			28			nV/ \sqrt{Hz}
			$f = 10$ kHz	11.6			11.6			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage		$f = 10$ Hz to 10 kHz	25°C	6			6			μ V
				$f = 0.1$ Hz to 10 Hz	0.6			0.6		
I_n Equivalent input noise current	$V_{IC} = 0$, $f = 10$ kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}	
THD + N Total harmonic distortion plus noise	$V_O(PP) = 5$ V, $A_{VD} = 10$, $f = 1$ kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.013%			0.013%				
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	9.4			9.4			MHz	
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 4$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	2.8			2.8			MHz	
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	56°			56°				

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2081C			TLE2081AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0,$ $R_S = 50\ \Omega$ $V_O = 0,$	25°C	0.49		6	0.47		3	mV
		Full range			8			5	
α_{VIO} Temperature coefficient of input offset voltage		Full range	3.2		29	3.2		29	$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current	$V_{IC} = 0,$ See Figure 4 $V_O = 0,$	25°C	6		100	6		100	nA
		Full range			1.4			1.4	
I_{IB} Input bias current		25°C	20		175	20		175	nA
		Full range			5			5	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V
		Full range	15 to -10.9			15 to -10.9			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	13.8	14.1		13.8	14.1		V
		Full range	13.7			13.7			
	$I_O = -2\ \text{mA}$	25°C	13.5	13.9		13.5	13.9		
		Full range	13.4			13.4			
	$I_O = -20\ \text{mA}$	25°C	11.5	12.3		11.5	12.3		
		Full range	11.5			11.5			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-13.8	-14.2		-13.8	-14.2		V
		Full range	-13.7			-13.7			
	$I_O = 2\ \text{mA}$	25°C	-13.5	-14		-13.5	-14		
		Full range	-13.4			-13.4			
	$I_O = 20\ \text{mA}$	25°C	-11.5	-12.4		-11.5	-12.4		
		Full range	-11.5			-11.5			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	96		80	96	dB
			Full range	79			79		
		$R_L = 2\ \text{k}\Omega$	25°C	90	109		90	109	
			Full range	89			89		
		$R_L = 10\ \text{k}\Omega$	25°C	95	118		95	118	
			Full range	94			94		
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}			Ω
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C	7.5		7.5		pF	
		Differential	25°C	2.5		2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80		80		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0,$ $R_S = 50\ \Omega$	25°C	80	98		80	98	dB	
		Full range	79			79			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V},$ $V_O = 0,$ $R_S = 50\ \Omega$	25°C	82	99		82	99	dB	
		Full range	80			81			

† Full range is 0°C to 70°C.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2081C			TLE2081AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.7	2.2	1.35	1.7	2.2	mA
		Full range	2.2			2.2			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-30	-45	-30	-45	mA	
			$V_{ID} = -1$ V	30	48	30	48		

† Full range is 0°C to 70°C.

TLE2081C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2081C			TLE2081AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$V_O(PP) = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	30	40		30	40	V/ μ s		
		Full range	27			27				
SR- Negative slew rate		25°C	30	45		30	45	V/ μ s		
		Full range	27			27				
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	25°C	To 10 mV	0.4			0.4			μ s
			To 1 mV	1.5			1.5			
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz	28			28			nV/ \sqrt{Hz}
			f = 10 kHz	11.6			11.6			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	25°C	6			6			μ V
				f = 0.1 Hz to 10 Hz	0.6			0.6		
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}	
THD + N Total harmonic distortion plus noise	$V_O(PP) = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%				
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8	10		8	10	MHz		
BOM Maximum output-swing bandwidth	$V_O(PP) = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478	637		478	637	kHz		
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°				

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2081M			TLE2081AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\Omega$	25°C	0.34		6	0.3		3	mV
		Full range	11.2			8.2			
α_{VIO} Temperature coefficient of input offset voltage		Full range	3.2		29*	3.2		29*	$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0, \text{See Figure 4}$	25°C	5		100	5		100	pA
		Full range	20			20			
I_{IB} Input bias current		25°C	15		175	15		175	pA
		Full range	65			65			
V_{ICR} Common-mode input voltage range	$R_S = 50\Omega$	25°C	5 to -1	5 to -1.9		5 to -1	5 to -1.9		V
		Full range	5 to -0.8		5 to -0.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\mu\text{A}$	25°C	3.8	4.1		3.8	4.1		V
		Full range	3.6		3.6				
	$I_O = -2\text{ mA}$	25°C	3.5	3.9		3.5	3.9		
		Full range	3.3		3.3				
	$I_O = -20\text{ mA}$	25°C	1.5	2.3		1.5	2.3		
		Full range	1.4		1.4				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\mu\text{A}$	25°C	-3.8	-4.2		-3.8	-4.2		V
		Full range	-3.6		-3.6				
	$I_O = 2\text{ mA}$	25°C	-3.5	-4.1		-3.5	-4.1		
		Full range	-3.3		-3.3				
	$I_O = 20\text{ mA}$	25°C	-1.5	-2.4		-1.5	-2.4		
		Full range	-1.4		-1.4				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2.3\text{ V}$	$R_L = 600\Omega$	25°C	80	91		80	91	dB
			Full range	78		78			
		$R_L = 2\text{ k}\Omega$	25°C	90	100		90	100	
			Full range	88		88			
		$R_L = 10\text{ k}\Omega$	25°C	95	106		95	106	
			Full range	93		93			
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}			Ω
c_i Input capacitance	$V_{IC} = 0, \text{See Figure 5}$	Common mode	25°C	11		11			pF
		Differential	25°C	2.5		2.5			
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C	80		80			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50\Omega$	25°C	70	89		70	89	dB	
		Full range	68		68				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\text{ V to } \pm 15\text{ V}, V_O = 0, R_S = 50\Omega$	25°C	82	99		82	99	dB	
		Full range	80		80				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C .



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2081M			TLE2081AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current	$V_O = 0$, No load	25°C	1.35	1.6	2.2	1.35	1.6	2.2	mA
		Full range	2.2			2.2			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	-35			-35			mA
		$V_{ID} = 1\text{ V}$ $V_{ID} = -1\text{ V}$	45			45			

† Full range is -55°C to 125°C .

TLE2081M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2081M			TLE2081AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C	35			35			V/ μs
		Full range	20*			20*			
SR- Negative slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C	38			38			V/ μs
		Full range	20*			20*			
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	0.25			0.25			μs
		To 10 mV To 1 mV	0.4			0.4			
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	28			28			nV/ $\sqrt{\text{Hz}}$
		$f = 10\text{ Hz}$ $f = 10\text{ kHz}$	11.6			11.6			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	6			6			μV
		$f = 10\text{ Hz to } 10\text{ kHz}$ $f = 0.1\text{ Hz to } 10\text{ Hz}$	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, $f = 10\text{ kHz}$	25°C	2.8			2.8			fA/ $\sqrt{\text{Hz}}$
THD + N Total harmonic distortion plus noise	$V_O(PP) = 5\text{ V}$, $A_{VD} = 10$, $f = 1\text{ kHz}$, $R_L = 2\text{ k}\Omega$, $R_S = 25\ \Omega$	25°C	0.013%			0.013%			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$, See Figure 2	25°C	9.4			9.4			MHz
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 4\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$	25°C	2.8			2.8			MHz
ϕ_m Phase margin at unity gain	$V_I = 10\text{ mV}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$, See Figure 2	25°C	56°			56°			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C .



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2081M			TLE2081AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	0.49	6		0.47	3	mV	
		Full range			11.2		8.2		
α _{VIO} Temperature coefficient of input offset voltage		Full range	3.2	29*		3.2	29*	μV/°C	
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	6	100		6	100	pA	
		Full range			20		20	nA	
I _{IB} Input bias current		25°C	20	175		20	175	pA	
		Full range			65		65	nA	
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9	V	
		Full range	15 to -10.8			15 to -10.8			
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA I _O = -2 mA I _O = -20 mA	25°C	13.8	14.1		13.8	14.1	V	
		Full range	13.6			13.6			
		25°C	13.5	13.9		13.5	13.9		
		Full range	13.3			13.3			
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA I _O = 2 mA I _O = 20 mA	25°C	-13.8	-14.2		-13.8	-14.2	V	
		Full range	-13.6			-13.6			
		25°C	-13.5	-14		-13.5	-14		
		Full range	-13.3			-13.3			
AVD Large-signal differential voltage amplification	V _O = ± 10 V	R _L = 600 Ω	25°C	80	96		80	96	dB
			Full range	78			78		
		R _L = 2 kΩ	25°C	90	109		90	109	
			Full range	88			88		
		R _L = 10 kΩ	25°C	95	118		95	118	
			Full range	93			93		
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²		10 ¹²		Ω		
c _i Input capacitance	V _{IC} = 0, See Figure 5	Common mode	25°C	7.5		7.5		pF	
		Differential	25°C	2.5		2.5			
z _o Open-loop output impedance	f = 1 MHz	25°C	80		80		Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	80	98		80	98	dB	
		Full range	78			78			
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99		82	99	dB	
		Full range	80			80			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)(continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2081M			TLE2081AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
I_{CC}	Supply current	$V_O = 0$, No load	25°C	1.35	1.7	2.2	1.35	1.7	2.2	mA
			Full range				2.2			
I_{OS}	Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V		-30 -45		-30 -45		mA
				$V_{ID} = -1$ V		30 48		30 48		

† Full range is -55°C to 125°C .

TLE2081M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2081M			TLE2081AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$SR+$	Positive slew rate	$V_{O(PP)} = 10$ V, $A_{VD} = -1$, $C_L = 100$ pF, $R_L = 2$ k Ω , See Figure 1	25°C	30	40		30	40	V/ μ s
			Full range	22			22		
$SR-$	Negative slew rate	$V_{O(PP)} = 10$ V, $A_{VD} = -1$, $C_L = 100$ pF, $R_L = 2$ k Ω , See Figure 1	25°C	30	45		30	45	V/ μ s
			Full range	22			22		
t_s	Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	0.4		0.4		μ s	
			To 1 mV	1.5		1.5			
V_n	Equivalent input noise voltage		f = 10 Hz	28		28		nV/ $\sqrt{\text{Hz}}$	
			f = 10 kHz	11.6		11.6			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	f = 10 Hz to 10 kHz	6		6		μ V	
			f = 0.1 Hz to 10 Hz	0.6		0.6			
I_n	Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8		2.8		fA/ $\sqrt{\text{Hz}}$	
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 20$ V, f = 1 kHz, $R_S = 25$ Ω	25°C	0.008%		0.008%			
B_1	Unity-gain bandwidth	$V_I = 10$ mV, $C_L = 25$ pF, $R_L = 2$ k Ω , See Figure 2	25°C	8*	10	8*	10	MHz	
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 20$ V, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478*	637	478*	637	kHz	
ϕ_m	Phase margin at unity gain	$V_I = 10$ mV, $C_L = 25$ pF, $R_L = 2$ k Ω , See Figure 2	25°C	57°		57°			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C .



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2081Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2081Y			UNIT	
		MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$		0.49	6	mV	
I_{IO} Input offset current	$V_{IC} = 0$, $V_O = 0$, See Figure 4		6	100	pA	
I_{IB} Input bias current			20	175		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	15 to -11	15 to 11.9		V	
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	13.8	14.1		V	
	$I_O = -2\ \text{mA}$	13.5	13.9			
	$I_O = -20\ \text{mA}$	11.5	12.3			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	-13.8	-14.2		V	
	$I_O = 2\ \text{mA}$	-13.5	-14			
	$I_O = 20\ \text{mA}$	-11.5	-12.4			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	80	96	dB	
		$R_L = 2\ \text{k}\Omega$	90	109		
		$R_L = 10\ \text{k}\Omega$	95	118		
r_i Input resistance	$V_{IC} = 0$		1012		Ω	
c_i Input capacitance	$V_{IC} = 0$, See Figure 5	Common mode		7.5	pF	
		Differential		2.5		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$		80		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $V_O = 0$, $R_S = 50\ \Omega$		80	98	dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V}$, $V_O = 0$, $R_S = 50\ \Omega$		82	99	dB	
I_{CC} Supply current	$V_O = 0$, No load		1.35	1.7	2.2	mA
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	-30	-45		mA
		$V_{ID} = -1\ \text{V}$	30	48		



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA†	TLE2082C			TLE2082AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	0.9 6			0.65 4			mV	
		Full range	8.1			5.1				
α _{VIO} Temperature coefficient of input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	2.3 25			2.3 25			μV/°C	
Full range		2.3 25			2.3 25					
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	5 100			5 100			pA	
Full range		1.4			1.4					
I _{IB} Input bias current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	15 175			15 175			pA	
		Full range	5			5				
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	5 to -1		5 to -1.9		5 to -1.9		V	
		Full range	5 to -0.9		5 to -0.9		5 to -0.9			
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	3.8 4.1		3.8 4.1		V			
		Full range	3.7		3.7					
	I _O = -2 mA	25°C	3.5 3.9		3.5 3.9		V			
		Full range	3.4		3.4					
	I _O = -20 mA	25°C	1.5 2.3		1.5 2.3		V			
		Full range	1.5		1.5					
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-3.8 -4.2		-3.8 -4.2		V			
		Full range	-3.7		-3.7					
	I _O = 2 mA	25°C	-3.5 -4.1		-3.5 -4.1		V			
		Full range	-3.4		-3.4					
	I _O = 20 mA	25°C	-1.5 -2.4		-1.5 -2.4		V			
		Full range	-1.5		-1.5					
A _{VD} Large-signal differential voltage amplification	V _O = ± 2.3 V	R _L = 600 Ω	25°C	80 91		80 91		dB		
			Full range	79		79				
		R _L = 2 kΩ	25°C	90 100		90 100				
			Full range	89		89				
		R _L = 10 kΩ	25°C	95 106		95 106				
			Full range	94		94				
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²			10 ¹²			Ω	
c _i Input capacitance	Common mode Differential	V _{IC} = 0, See Figure 5	25°C	11			11			pF
			25°C	2.5			2.5			
z _o Open-loop output impedance	f = 1 MHz	25°C	80		80		Ω			
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	70 89		70 89		dB			
		Full range	68		68					
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} / ΔV _{IO})	V _{CC±} = ± 5 V to ± 15 V, V _O = 0, R _S = 50 Ω	25°C	82 99		82 99		dB			
		Full range	80		80					
I _{CC} Supply current (both channels)	V _O = 0, No load	25°C	2.7 2.9 3.6			2.7 2.9 3.6			mA	
		Full range	3.6			3.6				

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T _A	TLE2082C			TLE2082AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Crosstalk attenuation	V _{IC} = 0, R _L = 2 kΩ	25°C		120			120		dB
I _{OS} Short-circuit output current	V _O = 0	25°C		-35			-35		mA
			V _{ID} = 1 V V _{ID} = -1 V		45			45	

TLE2082C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T _A †	TLE2082C			TLE2082AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	V _O (PP) = ±2.3 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 100 pF, See Figure 1	25°C		35			35		V/μs
			Full range	22			22		
SR- Negative slew rate		25°C		38			38		V/μs
			Full range	22			22		
t _s Settling time	A _{VD} = -1, 2-V step, R _L = 1 kΩ, C _L = 100 pF	25°C	To 10 mV		0.25		0.25		μs
			To 1 mV		0.4		0.4		
V _n Equivalent input noise voltage	R _S = 20 Ω, See Figure 3	25°C	f = 10 Hz		28		28		nV/√Hz
			f = 10 kHz		11.6		11.6		
V _N (PP) Peak-to-peak equivalent input noise voltage		25°C	f = 10 Hz to 10 kHz		6		6		μV
			f = 0.1 Hz to 10 Hz		0.6		0.6		
I _n Equivalent input noise current	V _{IC} = 0, f = 10 kHz	25°C		2.8		2.8		fA/√Hz	
THD + N Total harmonic distortion plus noise	V _O (PP) = 5 V, A _{VD} = 10, f = 1 kHz, R _L = 2 kΩ, R _S = 25 Ω	25°C		0.013%		0.013%			
B ₁ Unity-gain bandwidth	V _I = 10 mV, R _L = 2 kΩ, C _L = 25 pF, See Figure 2	25°C		9.4		9.4		MHz	
B _{OM} Maximum output-swing bandwidth	V _O (PP) = 4 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 25 pF	25°C		2.8		2.8		MHz	
φ _m Phase margin at unity gain	V _I = 10 mV, R _L = 2 kΩ, C _L = 25 pF, See Figure 2	25°C		56°		56°			

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A †	TLE2082C			TLE2082AC			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO}	Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	1.1	7	0.7	4	mV		
			Full range	8.1			5.1			
α _{VIO}	Temperature coefficient of input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	2.4	25	2.4	25	μV/°C		
			Full range							
I _{IO}	Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	6	100	6	100	pA		
			Full range	1.4			1.4			
I _B	Input bias current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	20	175	20	175	pA		
			Full range	5			5			
V _{ICR}	Common-mode input voltage range	R _S = 50 Ω	25°C	15 to -11	15 to -11.9	15 to -11	15 to -11.9	V		
			Full range	15 to -10.9	15 to -10.9	15 to -10.9	15 to -10.9			
V _{OM+}	Maximum positive peak output voltage swing	I _O = -200 μA, I _O = -2 mA, I _O = -20 mA	25°C	13.8	14.1	13.8	14.1	V		
			Full range	13.6			13.6			
			25°C	13.5	13.9	13.5	13.9			
			Full range	13.4			13.4			
			25°C	11.5	12.3	11.5	12.3			
			Full range	11.5			11.5			
V _{OM-}	Maximum negative peak output voltage swing	I _O = 200 μA, I _O = 2 mA, I _O = 20 mA	25°C	-13.8	-14.2	-13.8	-14.2	V		
			Full range	-13.7			-13.7			
			25°C	-13.5	-14	-13.5	-14			
			Full range	-13.4			-13.4			
			25°C	-11.5	-12.4	-11.5	-12.4			
			Full range	-11.5			-11.5			
A _{VD}	Large-signal differential voltage amplification	V _O = ± 10 V	R _L = 600 Ω	25°C	80	96	80	96	dB	
				Full range	79			79		
			R _L = 2 kΩ	25°C	90	109	90	109		
				Full range	89			89		
			R _L = 10 kΩ	25°C	95	118	95	118		
				Full range	94			94		
r _i	Input resistance	V _{IC} = 0	25°C	10 ¹²			Ω			
c _i	Input capacitance	Common mode	V _{IC} = 0, See Figure 5	25°C	7.5			pF		
		Differential		25°C	2.5					
z _o	Open-loop output impedance	f = 1 MHz	25°C	80			Ω			
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	80	98	80	98	dB		
			Full range	79			79			
k _{SVR}	Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ± 5 V to ± 15 V, V _O = 0, R _S = 50 Ω	25°C	82	99	82	99	dB		
			Full range	81			81			

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T _A	TLE2082C			TLE2082AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
I _{CC}	Supply current (both channels)	V _O = 0, No load	25°C	2.7	3.1	3.6	2.7	3.1	3.6	mA
			Full range	3.6			3.6			
	Crosstalk attenuation	V _{IC} = 0, R _L = 2 kΩ	25°C	120			120			dB
I _{OS}	Short-circuit output current	V _O = 0	25°C	V _{ID} = 1 V	-30	-45	-30	-45	mA	
				V _{ID} = -1 V	30	48	30	48		

TLE2082C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T _A †	TLE2082C			TLE2082AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	V _{O(PP)} = 10 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 100 pF, See Figure 1	25°C	28	40		28	40	V/μs
			Full range	25			25		
SR-	Negative slew rate	V _{O(PP)} = 10 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 100 pF, See Figure 1	25°C	30	45		30	45	V/μs
			Full range	25			25		
t _s	Settling time	A _{VD} = -1, 10-V step, R _L = 1 kΩ, C _L = 100 pF	25°C	To 10 mV	0.4		0.4		μs
				To 1 mV	1.5		1.5		
V _n	Equivalent input noise voltage	R _S = 20 Ω, See Figure 3	25°C	f = 10 Hz	28		28		nV/√Hz
				f = 10 kHz	11.6		11.6		
V _{N(PP)}	Peak-to-peak equivalent input noise voltage	R _S = 20 Ω, See Figure 3	25°C	f = 10 Hz to 10 kHz	6		6		μV
				f = 0.1 Hz to 10 Hz	0.6		0.6		
I _n	Equivalent input noise current	V _{IC} = 0, f = 10 kHz	25°C	2.8		2.8		fA/√Hz	
THD + N	Total harmonic distortion plus noise	V _{O(PP)} = 20 V, f = 1 kHz, R _S = 25 Ω, A _{VD} = 10, R _L = 2 kΩ	25°C	0.008%		0.008%			
B ₁	Unity-gain bandwidth	V _I = 10 mV, R _L = 2 kΩ, C _L = 25 pF, See Figure 2	25°C	8	10	8	10	MHz	
B _{OM}	Maximum output-swing bandwidth	V _{O(PP)} = 20 V, R _L = 2 kΩ, A _{VD} = -1, C _L = 25 pF	25°C	478	637	478	637	kHz	
φ _m	Phase margin at unity gain	V _I = 10 mV, R _L = 2 kΩ, C _L = 25 pF, See Figure 2	25°C	57°		57°			

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2082I			TLE2082AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50\ \Omega$	25°C	0.9 7			0.65 4			mV	
		Full range	8.5			5.5				
α_{VIO} Temperature coefficient of input offset voltage		Full range	2.4 25			2.4 25			$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C	5 100			5 100			pA	
		Full range	5			5			nA	
I_{IB} Input bias current		25°C	15 175			15 175			pA	
		Full range	10			10			nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1 to 5 to -1.9			5 to -1 to 5 to -1.9			V	
		Full range	5 to -0.8			5 to -0.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8 4.1			3.8 4.1			V	
		Full range	3.7			3.7				
	$I_O = -2\ \text{mA}$	25°C	3.5 3.9			3.5 3.9				
		Full range	3.4			3.4				
	$I_O = -20\ \text{mA}$	25°C	1.5 2.3			1.5 2.3				
		Full range	1.5			1.5				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8 -4.2			-3.8 -4.2			V	
		Full range	-3.7			-3.7				
	$I_O = 2\ \text{mA}$	25°C	-3.5 -4.1			-3.5 -4.1				
		Full range	-3.4			-3.4				
	$I_O = 20\ \text{mA}$	25°C	-1.5 -2.4			-1.5 -2.4				
		Full range	-1.5			-1.5				
AVD Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80 91			80 91			dB
			Full range	79			79			
		$R_L = 2\ \text{k}\Omega$	25°C	90 100			90 100			
			Full range	89			89			
		$R_L = 10\ \text{k}\Omega$	25°C	95 106			95 106			
			Full range	94			94			
r_i Input resistance	$V_{IC} = 0$	25°C	10 ¹²			10 ¹²			Ω	
c_i Input capacitance	Common mode	$V_{IC} = 0,$ See Figure 5	25°C	11			11			pF
	Differential		25°C	2.5			2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}},$ $V_O = 0, R_S = 50\ \Omega$	25°C	70 89			70 89			dB	
		Full range	68			68				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V},$ $V_O = 0, R_S = 50\ \Omega$	25°C	82 99			82 99			dB	
		Full range	80			80				
I_{CC} Supply current (both channels)	$V_O = 0,$ No load	25°C	2.7 2.9 3.6			2.7 2.9 3.6			mA	
		Full range	3.6			3.6				

† Full range is -40°C to 85°C .



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A	TLE2082I			TLE2082AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2\text{ k}\Omega$	25°C	120			120			dB
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\text{ V}$			-35			mA
			$V_{ID} = -1\text{ V}$			45			

TLE2082I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLE2082I			TLE2082AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$V_O(PP) = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, See Figure 1	25°C	35			35			$\text{V}/\mu\text{s}$	
		Full range	20			20				
SR- Negative slew rate		25°C	38			38			$\text{V}/\mu\text{s}$	
		Full range	20			20				
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	To 10 mV	0.25			0.25			μs
			To 1 mV	0.4			0.4			
V_n Equivalent input noise voltage		25°C	f = 10 Hz	28			28			$\text{nV}/\sqrt{\text{Hz}}$
			f = 10 kHz	11.6			11.6			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	25°C	f = 10 Hz to 10 kHz	6			6			μV
			f = 0.1 Hz to 10 Hz	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			$\text{fA}/\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O(PP) = 5\text{ V}$, f = 1 kHz, $R_S = 25\ \Omega$	$A_{VD} = 10$, $R_L = 2\text{ k}\Omega$	25°C	0.013%			0.013%			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	9.4			9.4			MHz	
BOM Maximum output-swing bandwidth	$V_O(PP) = 4\text{ V}$, $R_L = 2\text{ k}\Omega$, $C_L = 25\text{ pF}$	$A_{VD} = -1$, $C_L = 25\text{ pF}$	25°C	2.8			2.8			MHz
ϕ_m Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 2	25°C	56°			56°				

† Full range is 40°C to 85°C.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2082I			TLE2082AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	1.1	7	0.7	4	mV		
		Full range	8.5		5.5				
αV _{IO} Temperature coefficient of input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	2.4	25	2.4	25	μV/°C		
Full range		8.5		5.5					
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	6	100	6	100	pA		
		Full range	5		5				
I _{IB} Input bias current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	20	175	20	175	pA		
		Full range	10		10				
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	15 to -11	15 to -11.9	15 to -11	15 to -11.9	V		
		Full range	15 to -10.8	15 to -10.8	15 to -10.8	15 to -10.8			
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA I _O = -2 mA I _O = -20 mA	25°C	13.8	14.1	13.8	14.1	V		
		Full range	13.7		13.7				
		25°C	13.5	13.9	13.5	13.9			
		Full range	13.4		13.4				
		25°C	11.5	12.3	11.5	12.3			
		Full range	11.5		11.5				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA I _O = 2 mA I _O = 20 mA	25°C	-13.8	-14.2	-13.8	-14.2	V		
		Full range	-13.7		-13.7				
		25°C	-13.5	-14	-13.5	-14			
		Full range	-13.4		-13.4				
		25°C	-11.5	-12.4	-11.5	-12.4			
		Full range	-11.5		-11.5				
A _{VD} Large-signal differential voltage amplification	V _O = ± 10 V	R _L = 600 Ω	25°C	80	96	80	96	dB	
			Full range	79		79			
		R _L = 2 kΩ	25°C	90	109	90	109		
			Full range	89		89			
		R _L = 10 kΩ	25°C	95	118	95	118		
			Full range	94		94			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²		10 ¹²		Ω		
c _i Input capacitance	Common mode Differential	V _{IC} = 0, See Figure 5	25°C	7.5		7.5		pF	
			25°C	2.5		2.5			
z _o Open-loop output impedance	f = 1 MHz	25°C	80		80		Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	80	98	80	98	dB		
		Full range	79		79				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82	99	82	99	dB		
		Full range	80		80				

† Full range is -40°C to 85°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T _A	TLE2082I			TLE2082AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I _{CC} Supply current (both channels)	V _O = 0, No load	25°C	2.7	3.1	3.6	2.7	3.1	3.6	mA
		Full range	3.6			3.6			
Crosstalk attenuation	V _{IC} = 0, R _L = 2 kΩ	25°C	120			120			dB
I _{OS} Short-circuit output current	V _O = 0	25°C	V _{ID} = 1 V	-30	-45	-30	-45	mA	
			V _{ID} = -1 V	30	48	30	48		

TLE2082I operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T _A †	TLE2082I			TLE2082AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	V _O (PP) = 10 V, A _{VD} = -1, R _L = 2 kΩ, C _L = 100 pF, See Figure 1	25°C	28	40		28	40	V/μs		
		Full range	22			22				
SR- Negative slew rate		25°C	30	45		30	45	V/μs		
		Full range	22			22				
t _s Settling time	A _{VD} = -1, 10-V step, R _L = 1 kΩ, C _L = 100 pF	25°C	To 10 mV	0.4			0.4			μs
			To 1 mV	1.5			1.5			
V _n Equivalent input noise voltage	R _S = 20 Ω, See Figure 3	25°C	f = 10 Hz	28			28			nV/√Hz
			f = 10 kHz	11.6			11.6			
V _N (PP) Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	25°C	6			6			μV
				f = 0.1 Hz to 10 Hz	0.6			0.6		
I _n Equivalent input noise current	V _{IC} = 0, f = 10 kHz	25°C	2.8			2.8			fA/√Hz	
THD + N Total harmonic distortion plus noise	V _O (PP) = 20 V, f = 1 kHz, R _S = 25 Ω, A _{VD} = 10, R _L = 2 kΩ	25°C	0.008%			0.008%				
B ₁ Unity-gain bandwidth	V _I = 10 mV, C _L = 25 pF, R _L = 2 kΩ, See Figure 2	25°C	8	10		8	10	MHz		
B _{OM} Maximum output-swing bandwidth	V _O (PP) = 20 V, R _L = 2 kΩ, A _{VD} = -1, C _L = 25 pF	25°C	478	637		478	637	kHz		
φ _m Phase margin at unity gain	V _I = 10 mV, R _L = 2 kΩ, C _L = 25 pF, See Figure 2	25°C	57°			57°				

† Full range is -40°C to 85°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2082M			TLE2082AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	0.9 7			0.65 4			mV	
		Full range	9.5			6.5				
αV _{IO} Temperature coefficient of input offset voltage		Full range	2.3 25*			2.3 25*			μV/°C	
I _{IO} Input offset current	V _{IC} = 0, V _O = 0, See Figure 4	25°C	5 100			5 100			pA	
		Full range	20			20			nA	
I _B Input bias current		25°C	15 175			15 175			pA	
		Full range	60			60			nA	
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	5 to -1 5 to -1.9			5 to -1 5 to -1.9			V	
		Full range	5 to -0.8			5 to -0.8				
V _{OM+} Maximum positive peak output voltage swing	I _O = -200 μA	25°C	3.8 4.1			3.8 4.1			V	
		Full range	3.6			3.6				
	I _O = -2 mA	25°C	3.5 3.9			3.5 3.9				
		Full range	3.3			3.3				
	I _O = -20 mA	25°C	1.5 2.3			1.5 2.3				
		Full range	1.4			1.4				
V _{OM-} Maximum negative peak output voltage swing	I _O = 200 μA	25°C	-3.8 -4.2			-3.8 -4.2			V	
		Full range	-3.6			-3.6				
	I _O = 2 mA	25°C	-3.5 -4.1			-3.5 -4.1				
		Full range	-3.3			-3.3				
	I _O = 20 mA	25°C	-1.5 -2.4			-1.5 -2.4				
		Full range	-1.4			-1.4				
A _{VD} Large-signal differential voltage amplification	V _O = ±2.3 V	R _L = 600 Ω	25°C	80 91			80 91			dB
			Full range	78			78			
		R _L = 2 kΩ	25°C	90 100			90 100			
			Full range	88			88			
		R _L = 10 kΩ	25°C	95 106			95 106			
			Full range	93			93			
r _i Input resistance	V _{IC} = 0	25°C	10 ¹²			10 ¹²			Ω	
c _i Input capacitance	Common mode	V _{IC} = 0, See Figure 5	25°C	11			11			pF
	Differential		25°C	2.5			2.5			
z _O Open-loop output impedance	f = 1 MHz	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , V _O = 0, R _S = 50 Ω	25°C	70 89			70 89			dB	
		Full range	68			68				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} / ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, V _O = 0, R _S = 50 Ω	25°C	82 99			82 99			dB	
		Full range	80			80				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2082M			TLE2082AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{CC} Supply current (both channels)	$V_O = 0$, No load	25°C	2.7	2.9	3.6	2.7	2.9	3.6	mA
		Full range	3.6			3.6			
Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2$ k Ω	25°C	120			120			dB
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1$ V	-35			-35			mA
		$V_{ID} = -1$ V	45			45			

† Full range is -55°C to 125°C.

TLE2082M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2082M			TLE2082AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_O(PP) = \pm 2.3$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	35			35			V/ μ s
		Full range	18*			18*			
SR- Negative slew rate		25°C	38			38			V/ μ s
		Full range	18*			18*			
t_s Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	25°C	To 10 mV	0.25		0.25		μ s	
			To 1 mV	0.4		0.4			
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz	28		28		nV/ \sqrt{Hz}	
f = 10 kHz			11.6		11.6				
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage		25°C	f = 10 Hz to 10 kHz	6		6		μ V	
			f = 0.1 Hz to 10 Hz	0.6		0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8		2.8		fA/ \sqrt{Hz}		
THD + N Total harmonic distortion plus noise	$V_O(PP) = 5$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.013%		0.013%				
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	9.4		9.4		MHz		
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 4$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	2.8		2.8		MHz		
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	56°		56°				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.

TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2082M			TLE2082AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0,$ $R_S = 50 \Omega$ $V_O = 0,$	25°C	1.1		7	0.7		4	mV	
		Full range			9.5			6.5		
αV_{IO} Temperature coefficient of input offset voltage		Full range	2.4		25*	2.4		25*	$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0,$ $V_O = 0,$ See Figure 4	25°C	6		100	6		100	pA	
		Full range			20			20	nA	
I_{IB} Input bias current		25°C	20		175	20		175	pA	
		Full range			65			65	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.8			15 to -10.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200 \mu\text{A}$	25°C	13.8	14.1		13.8	14.1		V	
		Full range	13.6			13.6				
	$I_O = -2 \text{ mA}$	25°C	13.5	13.9		13.5	13.9			
		Full range	13.3			13.3				
	$I_O = -20 \text{ mA}$	25°C	11.5	12.3		11.5	12.3			
		Full range	11.4			11.4				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200 \mu\text{A}$	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range	-13.6			-13.6				
	$I_O = 2 \text{ mA}$	25°C	-13.5	-14		-13.5	-14			
		Full range	-13.3			-13.3				
	$I_O = 20 \text{ mA}$	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range	-11.4			-11.4				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}$	$R_L = 600 \Omega$	25°C	80	96		80	96	dB	
			Full range	78			78			
		$R_L = 2 \text{ k}\Omega$	25°C	90	109		90	109		
			Full range	88			88			
		$R_L = 10 \text{ k}\Omega$	25°C	95	118		95	118		
			Full range	93			93			
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}		10^{12}				Ω	
c_i Input capacitance	Common mode	$V_{IC} = 0,$ See Figure 5	25°C	7.5		7.5				pF
	Differential		25°C	2.5		2.5				
z_o Open-loop output impedance	$f = 1 \text{ MHz}$	25°C	80		80				Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0,$ $R_S = 50 \Omega$	25°C	80	98		80	98		dB	
		Full range	78			78				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V},$ $V_O = 0,$ $R_S = 50 \Omega$	25°C	82	99		82	99		dB	
		Full range	80			80				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C .



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)
(continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2082M			TLE2082AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
I_{CC}	Supply current (both channels)	$V_O = 0$, No load	25°C	2.7	3.1	3.6	2.7	3.1	3.6	mA
			Full range	3.6			3.6			
	Crosstalk attenuation	$V_{IC} = 0$, $R_L = 2$ k Ω	25°C	120			120			dB
I_{OS}	Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-30	-45	-30	-45	mA	
				$V_{ID} = -1$ V	30	48	30	48		

† Full range is -55°C to 125°C.

TLE2082M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2082M			TLE2082AM			UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX			
SR+	Positive slew rate	$V_O(PP) = 10$ V, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	28	40	28	40	V/ μ s			
			Full range	20			20				
SR-	Negative slew rate	$V_O(PP) = 10$ V, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	30	45	30	45	V/ μ s			
			Full range	20			20				
t_s	Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	0.4			0.4			μ s	
			To 1 mV	1.5			1.5				
V_n	Equivalent input noise voltage		25°C	f = 10 Hz	28			28			nV/ \sqrt{Hz}
				f = 10 kHz	11.6			11.6			
$V_N(PP)$	Peak-to-peak equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	25°C	f = 10 Hz to 10 kHz	6			6			μ V
				f = 0.1 Hz to 10 Hz	0.6			0.6			
I_n	Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}	
THD + N	Total harmonic distortion plus noise	$V_O(PP) = 20$ V, f = 1 kHz, $R_S = 25$ Ω	25°C	0.008%			0.008%				
B_1	Unity-gain bandwidth	$V_I = 10$ mV, $C_L = 25$ pF, $R_L = 2$ k Ω , See Figure 2	25°C	8*	10	8*	10	MHz			
B_{OM}	Maximum output-swing bandwidth	$V_O(PP) = 20$ V, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478*	637	478*	637	kHz			
ϕ_m	Phase margin at unity gain	$V_I = 10$ mV, $C_L = 25$ pF, $R_L = 2$ k Ω , See Figure 2	25°C	57°			57°				

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2082Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLE2082Y			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage	$V_{IC} = 0$,	$V_O = 0$,	$R_S = 50\ \Omega$		1.1	6	mV
I_{IO}	Input offset current	$V_{IC} = 0$,	$V_O = 0$,	See Figure 4		6	100	pA
I_{IB}	Input bias current					20	175	
V_{ICR}	Common-mode input voltage range	$R_S = 50\ \Omega$		15 to -11	15 to 11.9		V	
V_{OM+}	Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$		13.8	14.1	V		
		$I_O = -2\ \text{mA}$		13.5	13.9			
		$I_O = -20\ \text{mA}$		11.5	12.3			
V_{OM-}	Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$		-13.8	-14.2	V		
		$I_O = 2\ \text{mA}$		-13.5	-14			
		$I_O = 20\ \text{mA}$		-11.5	-12.4			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	80	96	dB		
			$R_L = 2\ \text{k}\Omega$	90	109			
			$R_L = 10\ \text{k}\Omega$	95	118			
r_i	Input resistance	$V_{IC} = 0$		10 ¹²		Ω		
c_i	Input capacitance	Common mode	$V_O = 0$,	See Figure 5		7.5	pF	
		Differential				2.5		
z_o	Open-loop output impedance	$f = 1\ \text{MHz}$		80		Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$,	$V_O = 0$,	$R_S = 50\ \Omega$		80	98	dB
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}$,		$V_O = 0$,		82	99	dB
I_{CC}	Supply current (both channels)	$V_O = 0$,	No load		2.7	3.1	3.6	mA
I_{OS}	Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	-30	-45	mA		
			$V_{ID} = -1\ \text{V}$	30	48			



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS
SLOS182 – FEBRUARY 1997

TLE2084C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2084C			TLE2084AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50\ \Omega$	25°C	-1.6 7			-0.5 4			mV	
		Full range	9.1			6.1				
α_{VIO} Temperature coefficient of input offset voltage		Full range	10.1 30			10.1 30			$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C	15 100			15 100			pA	
		Full range	1.4			1.4			nA	
I_{IB} Input bias current		25°C	20 175			20 175			pA	
		Full range	5			5			nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1		5 to -1.9		5 to -1.9		V	
		Full range	5 to -0.9		5 to -0.9		5 to -0.9			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8 4.1		3.8 4.1				V	
		Full range	3.7		3.7					
	$I_O = -2\ \text{mA}$	25°C	3.5 3.9		3.5 3.9					
		Full range	3.4		3.4					
$I_O = -20\ \text{mA}$	25°C	1.5 2.3		1.5 2.3						
	Full range	1.5		1.5						
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8 -4.2		-3.8 -4.2				V	
		Full range	-3.7		-3.7					
	$I_O = 2\ \text{mA}$	25°C	-3.5 -4.1		-3.5 -4.1					
		Full range	-3.4		-3.4					
$I_O = 20\ \text{mA}$	25°C	-1.5 -2.4		-1.5 -2.4						
	Full range	-1.5		-1.5						
AVD Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80 91		80 91		dB		
			Full range	79		79				
		$R_L = 2\ \text{k}\Omega$	25°C	90 100		90 100				
			Full range	89		89				
		$R_L = 10\ \text{k}\Omega$	25°C	95 106		95 106				
			Full range	94		94				
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}			Ω	
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C	11			11			pF
		Differential	25°C	2.5			2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0, R_S = 50\ \Omega$	25°C	70 89			70 89			dB	
		Full range	68			68				
kSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V},$ $V_O = 0, R_S = 50\ \Omega$	25°C	82 99			82 99			dB	
		Full range	80			80				
I_{CC} Supply current (four amplifiers)	$V_O = 0,$ No load	25°C	5.2 6.3 7.5			5.2 6.3 7.5			mA	
		Full range	7.5			7.5				
a_x Crosstalk attenuation	$V_{IC} = 0, R_L = 2\ \text{k}\Omega$	25°C	120			120			dB	

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2084C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2084C			TLE2084AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{OS}	Short-circuit output current $V_O = 0$	25°C	$V_{ID} = 1$ V			-35			mA
			$V_{ID} = -1$ V			45			

† Full range is 0°C to 70°C.

TLE2084C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2084C			TLE2084AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	25°C	35			35			V/ μ s
		Full range	22			22			
SR-	Negative slew rate	25°C	38			38			V/ μ s
		Full range	22			22			
t_s	Settling time	25°C	$A_{VD} = -1$, 2-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	0.25		0.25		μ s
			To 1 mV	0.4		0.4			
V_n	Equivalent input noise voltage	25°C	$R_S = 20$ Ω , See Figure 3	$f = 10$ Hz	28		28		nV/ \sqrt{Hz}
				$f = 10$ kHz	11.6		11.6		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	25°C	$R_S = 20$ Ω , See Figure 3	$f = 10$ Hz to 10 kHz	6		6		μ V
				$f = 0.1$ Hz to 10 Hz	0.6		0.6		
I_n	Equivalent input noise current	25°C	$V_{IC} = 0$, $f = 10$ kHz	2.8		2.8		fA/ \sqrt{Hz}	
THD + N	Total harmonic distortion plus noise	25°C	$V_O(PP) = 5$ V, $f = 1$ kHz, $R_S = 25$ Ω	$A_{VD} = 10$, $R_L = 2$ k Ω	0.013%		0.013%		
B_1	Unity-gain bandwidth	25°C	$V_I = 10$ mV, $C_L = 25$ pF,	$R_L = 2$ k Ω , See Figure 2	9.4		9.4		MHz
B_{OM}	Maximum output-swing bandwidth	25°C	$V_O(PP) = 4$ V, $R_L = 2$ k Ω ,	$A_{VD} = -1$, $C_L = 25$ pF	2.8		2.8		MHz
ϕ_m	Phase margin at unity gain	25°C	$V_I = 10$ mV, $C_L = 25$ pF,	$R_L = 2$ k Ω , See Figure 2	56°		56°		

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2084C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2084C			TLE2084AC			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50\ \Omega$	25°C	-1.6		7	-0.5		4	mV	
		Full range						6.1		
α_{VIO} Temperature coefficient of input offset voltage		Full range	10.1		30	10.1		30	$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C		15	100		15	100	pA	
		Full range						1.4	nA	
I_{IB} Input bias current		25°C		25	175		25	175	pA	
		Full range						5	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.9			15 to -10.9				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	13.8	14.1		13.8	14.1		V	
		Full range	13.7			13.7				
	$I_O = -2\ \text{mA}$	25°C	13.5	13.9		13.5	13.9			
		Full range	13.4			13.4				
	$I_O = -20\ \text{mA}$	25°C	11.5	12.3		11.5	12.3			
		Full range	11.5			11.5				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range	-13.7			-13.7				
	$I_O = 2\ \text{mA}$	25°C	-13.7	-14		-13.7	-14			
		Full range	-13.6			-13.6				
	$I_O = 20\ \text{mA}$	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range	-11.5			-11.5				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	96		80	96	dB	
			Full range	79			79			
		$R_L = 2\ \text{k}\Omega$	25°C	90	109		90	109		
			Full range	89			89			
		$R_L = 10\ \text{k}\Omega$	25°C	95	118		95	118		
			Full range	94			94			
r_i Input resistance	$V_{IC} = 0$	25°C	10^{12}			10^{12}			Ω	
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C	7.5			7.5			pF
		Differential	25°C	2.5			2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	80			80			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0, R_S = 50\ \Omega$	25°C	80	98		80	98		dB	
		Full range	79			79				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V},$ $V_O = 0, R_S = 50\ \Omega$	25°C	82	99		82	99		dB	
		Full range	81			81				
I_{CC} Supply current (four amplifiers)	$V_O = 0,$ No load	25°C	5.2	6.5	7.5	5.2	6.5	7.5	mA	
		Full range				7.5				
a_x Crosstalk attenuation	$V_{IC} = 0, R_L = 2\ \text{k}\Omega$	25°C	120			120			dB	

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2084C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A †	TLE2084C			TLE2084AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V			$V_{ID} = 1$ V			mA
			$V_{ID} = -1$ V			$V_{ID} = -1$ V			
			-30	-45		-30	-45		
			30	48		30	48		

† Full range is 0°C to 70°C.

TLE2084C operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2084C			TLE2084AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_O(PP) = 10$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1	25°C	25	40		25	40		V/ μ s
		Full range	22			22			
SR- Negative slew rate		25°C	30	45		30	45		V/ μ s
		Full range	25			25			
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	0.4			0.4			μ s
		To 1 mV	1.5			1.5			
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	f = 10 Hz	28			28			nV/ \sqrt{Hz}
		f = 10 kHz	11.6			11.6			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	6			6			μ V
		f = 0.1 Hz to 10 Hz	0.6			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}
THD + N Total harmonic distortion plus noise	$V_O(PP) = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%			
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8	10		8	10	MHz	
B_{OM} Maximum output-swing bandwidth	$V_O(PP) = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478	637		478	637	kHz	
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°			

† Full range is 0°C to 70°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2084M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2084M			TLE2084AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50\ \Omega$	25°C	-1.6		7	-0.5		4	mV	
		Full range			12.5			9.5		
α_{VIO} Temperature coefficient of input offset voltage		Full range		10.1	30*		10.1	30*	$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C		15	100		15	100	pA	
		Full range			20			20	nA	
I_{IB} Input bias current		25°C		20	175		20	175	pA	
		Full range			65			65	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	5 to -1	5 to -1.9		5 to -1	5 to -1.9		V	
		Full range	5 to -0.8			5 to -0.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$	25°C	3.8	4.1		3.8	4.1		V	
		Full range		3.6			3.6			
	$I_O = -2\ \text{mA}$	25°C	3.5	3.9		3.5	3.9			
		Full range		3.3			3.3			
	$I_O = -20\ \text{mA}$	25°C	1.5	2.3		1.5	2.3			
		Full range		1.4			1.4			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$	25°C	-3.8	-4.2		-3.8	-4.2		V	
		Full range		-3.6			-3.6			
	$I_O = 2\ \text{mA}$	25°C	-3.5	-4.1		-3.5	-4.1			
		Full range		-3.3			-3.3			
	$I_O = 20\ \text{mA}$	25°C	-1.5	-2.4		-1.5	-2.4			
		Full range		-1.4			-1.4			
AVD Large-signal differential voltage amplification	$V_O = \pm 2.3\ \text{V}$	$R_L = 600\ \Omega$	25°C	80	91		80	91	dB	
			Full range		78			78		
		$R_L = 2\ \text{k}\Omega$	25°C	90	100		90	100		
			Full range		88			88		
		$R_L = 10\ \text{k}\Omega$	25°C	95	106		95	106		
			Full range		93			93		
r_i Input resistance	$V_{IC} = 0$	25°C		10^{12}		10^{12}		Ω		
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C		11		11	pF		
		Differential	25°C		2.5		2.5			
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C		80		80		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0, R_S = 50\ \Omega$	25°C	70	89		70	89	dB		
		Full range		68			68			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V},$ $V_O = 0, R_S = 50\ \Omega$	25°C	82	99		82	99	dB		
		Full range		80			80			
I_{CC} Supply current (four amplifiers)	$V_O = 0,$ No load	25°C	5.2	6.3	7.5	5.2	6.3	7.5	mA	
		Full range			7.5			7.5		
a_x Crosstalk attenuation	$V_{IC} = 0, R_L = 2\ \text{k}\Omega$	25°C		120			120	dB		

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C .



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2084M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A	TLE2084M			TLE2084AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{OS}	Short-circuit output current	$V_O = 0$	$V_{ID} = 1$ V			-35			mA
			$V_{ID} = -1$ V			45			

TLE2084M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2084M			TLE2084AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	25°C	35			35			V/ μ s
			Full range			18*			
SR-	Negative slew rate	25°C	38			38			V/ μ s
			Full range			18*			
t_s	Settling time	25°C	0.25			0.25			μ s
			To 10 mV			To 1 mV			
V_n	Equivalent input noise voltage	25°C	28			28			nV/ \sqrt{Hz}
			f = 10 kHz			11.6			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	25°C	6			6			μ V
			f = 0.1 Hz to 10 Hz			0.6			
I_n	Equivalent input noise current	25°C	2.8			2.8			fA/ \sqrt{Hz}
THD + N	Total harmonic distortion plus noise	25°C	0.013%			0.013%			
B_1	Unity-gain bandwidth	25°C	9.4			9.4			MHz
B_{OM}	Maximum output-swing bandwidth	25°C	2.8			2.8			MHz
ϕ_m	Phase margin at unity gain	25°C	56°			56°			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2084M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2084M			TLE2084AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0,$ $R_S = 50 \Omega$	25°C	-1.6		7	-0.5		4	mV	
		Full range			12.5			7.5		
α_{VIO} Temperature coefficient of input offset voltage		Full range		10.1	30*		10.1	30*	$\mu V/^\circ C$	
I_{IO} Input offset current	$V_{IC} = 0, V_O = 0,$ See Figure 4	25°C		15	100		15	100	pA	
		Full range			20			20	nA	
I_{IB} Input bias current		25°C		25	175		25	175	pA	
		Full range			65			65	nA	
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	15 to -11	15 to -11.9		15 to -11	15 to -11.9		V	
		Full range	15 to -10.8			15 to -10.8				
V_{OM+} Maximum positive peak output voltage swing	$I_O = -200 \mu A$	25°C	13.8	14.1		13.8	14.1		V	
		Full range	13.6			13.6				
	$I_O = -2$ mA	25°C	13.5	13.9		13.5	13.9			
		Full range	13.3			13.3				
	$I_O = -20$ mA	25°C	11.5	12.3		11.5	12.3			
		Full range	11.4			11.4				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 200 \mu A$	25°C	-13.8	-14.2		-13.8	-14.2		V	
		Full range	-13.6			-13.6				
	$I_O = 2$ mA	25°C	-13.5	-14		-13.5	-14			
		Full range	-13.3			-13.3				
	$I_O = 20$ mA	25°C	-11.5	-12.4		-11.5	-12.4			
		Full range	-11.4			-11.4				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V	$R_L = 600 \Omega$	25°C	80	96		80	96	dB	
			Full range	78			78			
		$R_L = 2$ k Ω	25°C	90	109		90	109		
			Full range	88			88			
		$R_L = 10$ k Ω	25°C	95	118		95	118		
			Full range	93			93			
r_i Input resistance	$V_{IC} = 0$	25°C		10^{12}		10^{12}		Ω		
c_i Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C		7.5		7.5	pF		
		Differential	25°C		2.5		2.5			
z_o Open-loop output impedance	$f = 1$ MHz	25°C		80		80		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $V_O = 0, R_S = 50 \Omega$	25°C	80	98		80	98	dB		
		Full range	78			78				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $V_O = 0, R_S = 50 \Omega$	25°C	82	99		82	99	dB		
		Full range	80			80				
I_{CC} Supply current (four amplifiers)	$V_O = 0,$ No load	25°C	5.2	6.5	7.5	5.2	6.5	7.5	mA	
		Full range			7.5			7.5		
a_x Crosstalk attenuation	$V_{IC} = 0, R_L = 2$ k Ω	25°C		120			120	dB		

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is $-55^\circ C$ to $125^\circ C$.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TLE2084M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	T_A	TLE2084M			TLE2084AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V		-30	-45	-30	-45	mA
			$V_{ID} = -1$ V		30	48	30	48	

TLE2084M operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER	TEST CONDITIONS	T_A †	TLE2084M			TLE2084AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$V_O(PP) = 10$ V, $A_{VD} = -1$, $C_L = 100$ pF, $R_L = 2$ k Ω , See Figure 1	25°C	25	40		25	40		V/ μ s
		Full range	17			17			
SR- Negative slew rate		25°C	30	45		30	45		V/ μ s
		Full range	20			20			
t_s Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1$ k Ω , $C_L = 100$ pF	To 10 mV	25°C			0.4			μ s
		To 1 mV	25°C			1.5			
V_n Equivalent input noise voltage	$R_S = 20$ Ω , See Figure 3	f = 10 Hz	25°C			28			nV/ \sqrt{Hz}
		f = 10 kHz	25°C			11.6			
$V_N(PP)$ Peak-to-peak equivalent input noise voltage		f = 10 Hz to 10 kHz	25°C			6			μ V
		f = 0.1 Hz to 10 Hz	25°C			0.6			
I_n Equivalent input noise current	$V_{IC} = 0$, f = 10 kHz	25°C	2.8			2.8			fA/ \sqrt{Hz}
THD + N Total harmonic distortion plus noise	$V_O(PP) = 20$ V, $A_{VD} = 10$, f = 1 kHz, $R_L = 2$ k Ω , $R_S = 25$ Ω	25°C	0.008%			0.008%			
B_1 Unity-gain bandwidth	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	8*	10		8*	10	MHz	
BOM Maximum output-swing bandwidth	$V_O(PP) = 20$ V, $A_{VD} = -1$, $R_L = 2$ k Ω , $C_L = 25$ pF	25°C	478*	637		478*	637	kHz	
ϕ_m Phase margin at unity gain	$V_I = 10$ mV, $R_L = 2$ k Ω , $C_L = 25$ pF, See Figure 2	25°C	57°			57°			

*On products compliant to MIL-PRF-38535, Class B, this parameter is not production tested.

† Full range is -55°C to 125°C.



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997


TLE2084Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TLE2084Y			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$	$V_O = 0$,			7	mV	
I_{IO}	Input offset current	$V_{IC} = 0$,	$V_O = 0$,		15	100	pA	
I_{IB}	Input bias current	See Figure 4			25	175	pA	
V_{ICR}	Common-mode input voltage range	$R_S = 50\ \Omega$		15 to -11	15 to 11.9		V	
V_{OM+}	Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$		13.8	14.1		V	
		$I_O = -2\ \text{mA}$		13.5	13.9			
		$I_O = -20\ \text{mA}$		11.5	12.3			
V_{OM-}	Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$		-13.8	-14.2		V	
		$I_O = 2\ \text{mA}$		-13.5	-14			
		$I_O = 20\ \text{mA}$		-11.5	-12.4			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	80	96		dB	
			$R_L = 2\ \text{k}\Omega$	90	109			
			$R_L = 10\ \text{k}\Omega$	95	118			
r_i	Input resistance	$V_{IC} = 0$		10^{12}			Ω	
c_i	Input capacitance	$V_{IC} = 0$, See Figure 5	Common mode	7.5			pF	
			Differential	2.5				
z_o	Open-loop output impedance	$f = 1\ \text{MHz}$		80			Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	$V_O = 0$,	80	98		dB	
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V}$, $V_O = 0$, $R_S = 50\ \Omega$		82	99		dB	
I_{CC}	Supply current (four amplifiers)	$V_O = 0$,		No load	5.2	6.5	7.5	mA
I_{OS}	Short-circuit output current	$V_O = 0$		$V_{ID} = 1\ \text{V}$	-30	-45		mA
				$V_{ID} = -1\ \text{V}$	30	48		

TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS


SLOS182 – FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION




† Includes fixture capacitance

Figure 1. Slew-Rate Test Circuit



† Includes fixture capacitance

Figure 2. Unity-Gain Bandwidth and Phase-Margin Test Circuit



† Includes fixture capacitance

Figure 3. Noise-Voltage Test Circuit




Figure 4. Input-Bias and Offset-Current Test Circuit




Figure 5. Internal Input Capacitance

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

input bias and offset current

At the picoampere bias-current level typical of the TLE208x and TLE208xA, accurate measurement of the bias becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied but with no device in the socket. The device is then inserted in the socket and a second test is performed that measures both the socket leakage and the device input bias current. The two measurements are then subtracted algebraically to determine the bias current of the device.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	6, 7, 8
α_{VIO}	Input offset voltage temperature coefficient	Distribution	9, 10, 11
I_{IO}	Input offset current	vs Free-air temperature	12 – 15
I_{IB}	Input bias current	vs Free-air temperature vs Supply voltage	12 – 15 16
V_{ICR}	Common-mode input voltage range	vs Free-air temperature	17
V_{ID}	Differential input voltage	vs Output voltage	18, 19
V_{OM+}	Maximum positive peak output voltage	vs Output current vs Free-air temperature vs Supply voltage	20, 21 24, 25 26
V_{OM-}	Maximum negative peak output voltage	vs Output current vs Free-air temperature vs Supply voltage	22, 23 24, 25 26
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	27
V_O	Output voltage	vs Settling time	28
A_{VD}	Large-signal differential voltage amplification	vs Load resistance vs Free-air temperature	29 30, 31
A_{VD}	Small-signal differential voltage amplification	vs Frequency	32, 33
$CMRR$	Common-mode rejection ratio	vs Frequency vs Free-air temperature	34 35
KS_{VR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	36 37
I_{CC}	Supply current	vs Supply voltage vs Free-air temperature vs Differential input voltage	38, 39, 40 41, 42, 43 44 – 49
I_{OS}	Short-circuit output current	vs Supply voltage vs Elapsed time vs Free-air temperature	50 51 52
SR	Slew rate	vs Free-air temperature vs Load resistance vs Differential input voltage	53, 54 55 56
V_n	Equivalent input noise voltage	vs Frequency	57
V_n	Input-referred noise voltage	vs Noise bandwidth frequency Over a 10-second time interval	58 59
	Third-octave spectral noise density	vs Frequency bands	60
$THD + N$	Total harmonic distortion plus noise	vs Frequency	61, 62
B_1	Unity-gain bandwidth	vs Load capacitance	63
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	64 65
	Gain margin	vs Load capacitance	66
ϕ_m	Phase margin	vs Free-air temperature vs Supply voltage vs Load capacitance	67 68 69
	Phase shift	vs Frequency	32, 33



TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs (Continued)

		FIGURE
Noninverting large-signal pulse response	vs Time	70
Small-signal pulse response	vs Time	71
Z_O	Closed-loop output impedance	vs Frequency
a_x	Crosstalk attenuation	vs Frequency

DISTRIBUTION OF TLE2081
INPUT OFFSET VOLTAGE




Figure 6

DISTRIBUTION OF TLE2082
INPUT OFFSET VOLTAGE




Figure 7

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLE2084
INPUT OFFSET VOLTAGE




Figure 8

DISTRIBUTION OF TLE2081 INPUT OFFSET
VOLTAGE TEMPERATURE COEFFICIENT




Figure 9

DISTRIBUTION OF TLE2082 INPUT OFFSET
VOLTAGE TEMPERATURE COEFFICIENT




Figure 10

DISTRIBUTION OF TLE2084 INPUT OFFSET
VOLTAGE TEMPERATURE COEFFICIENT








Figure 11

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS†




Figure 16




Figure 17




Figure 18




Figure 19

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†

TLE2081 AND TLE2082
MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE
vs
OUTPUT CURRENT




Figure 20

TLE2084
MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE
vs
OUTPUT CURRENT




Figure 21

TLE2081 AND TLE2082
MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE
vs
OUTPUT CURRENT




Figure 22

TLE2084
MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE
vs
OUTPUT CURRENT




Figure 23

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS†

MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 24

MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 25

MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE




Figure 26

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 27

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†

OUTPUT VOLTAGE
vs
SETTLING TIME




Figure 28

LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
LOAD RESISTANCE




Figure 29

LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE




Figure 30

LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE




Figure 31

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS

SMALL-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 32

SMALL-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 33

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†

COMMON-MODE REJECTION RATIO
vs
FREQUENCY




Figure 34

COMMON-MODE REJECTION RATIO
vs
FREE-AIR TEMPERATURE




Figure 35

SUPPLY-VOLTAGE REJECTION RATIO
vs
FREQUENCY




Figure 36

SUPPLY-VOLTAGE REJECTION RATIO
vs
FREE-AIR TEMPERATURE








Figure 37

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS†



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†

TLE2082
SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE




Figure 42

TLE2084
SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE




Figure 43

TLE2081
SUPPLY CURRENT
vs
DIFFERENTIAL INPUT VOLTAGE




Figure 44

TLE2082
SUPPLY CURRENT
vs
DIFFERENTIAL INPUT VOLTAGE




Figure 45

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS




Figure 46




Figure 47




Figure 48




Figure 49

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†

SHORT-CIRCUIT OUTPUT CURRENT
vs
SUPPLY VOLTAGE




Figure 50

SHORT-CIRCUIT OUTPUT CURRENT
vs
ELAPSED TIME




Figure 51

SHORT-CIRCUIT OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE




Figure 52

SLEW RATE
vs
FREE-AIR TEMPERATURE




Figure 53

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS†




Figure 54




Figure 55




Figure 56




Figure 57

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE208x, TLE208xA, TLE208xY EXCALIBUR HIGH-SPEED JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

INPUT-REFERRED NOISE VOLTAGE
vs
NOISE BANDWIDTH FREQUENCY




Figure 58

INPUT-REFERRED NOISE VOLTAGE
OVER A 10-SECOND TIME INTERVAL




Figure 59

THIRD-OCTAVE SPECTRAL NOISE DENSITY
vs
FREQUENCY BANDS




Figure 60

TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY




Figure 61

TYPICAL CHARACTERISTICS†

TOTAL HARMONIC DISTORTION PLUS NOISE
 vs
 FREQUENCY




Figure 62

UNITY-GAIN BANDWIDTH
 vs
 LOAD CAPACITANCE




Figure 63

GAIN-BANDWIDTH PRODUCT
 vs
 FREE-AIR TEMPERATURE




Figure 64

GAIN-BANDWIDTH PRODUCT
 vs
 SUPPLY VOLTAGE




Figure 65

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

TYPICAL CHARACTERISTICS†




Figure 66




Figure 67




Figure 68




Figure 69

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS†

NONINVERTING LARGE-SIGNAL
 PULSE RESPONSE




Figure 70

SMALL-SIGNAL PULSE RESPONSE




Figure 71

CLOSED-LOOP OUTPUT IMPEDANCE
 vs
 FREQUENCY




Figure 72

TLE2082 AND TLE2084
 CROSSTALK ATTENUATION
 vs
 FREQUENCY




Figure 73

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE208x, TLE208xA, TLE208xY
EXCALIBUR HIGH-SPEED JFET-INPUT
OPERATIONAL AMPLIFIERS

SLOS182 – FEBRUARY 1997

APPLICATION INFORMATION

input characteristics

The TLE208x, TLE208xA, and TLE208xB are specified with a minimum and a maximum input voltage that if exceeded at either input could cause the device to malfunction. Because of the extremely high input impedance and resulting low bias current requirements, the TLE208x, TLE208xA, and TLE208xB are well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias current requirements and cause degradation in system performance. It is good practice to include guard rings around inputs (see Figure 74). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.




Figure 74. Use of Guard Rings

TLE2081 input offset voltage nulling

The TLE2081 series offers external null pins that can be used to further reduce the input offset voltage. The circuit of Figure 75 can be connected as shown if the feature is desired. When external nulling is not needed, the null pins may be left unconnected.




Figure 75. Input Offset Voltage Nulling

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using *PSpice™ Parts™* model generation software. The Boyle macromodel (see Note 4) and subcircuit in Figure 58 were generated using the TLE208x typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 4: G.R. Boyle, B.M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 76. Boyle Macromodel and Subcircuit

PSpice and *Parts* are trademarks of MicroSim Corporation.

TLE214x, TLE214xA, TLE214xY EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

- **Low Noise**
10 Hz . . . 15 nV/√Hz
1 kHz . . . 10.5 nV/√Hz
- **10000-pF Load Capability**
- **20-mA Min Short-Circuit Output Current**
- **27-V/μs Min Slew Rate**
- **High Gain-Bandwidth Product . . . 5.9 MHz**
- **Low V_{IO} . . . 500 μV Max at 25°C**
- **Single or Split Supply . . . 4 V to 44 V**
- **Fast Settling Time**
340 ns to 0.1%
400 ns to 0.01%
- **Saturation Recovery . . . 150 ns**
- **Large Output Swing**
 $V_{CC-} + 0.1$ V to $V_{CC+} - 1$ V

description

The TLE214x and TLE214xA devices are high-performance, internally compensated operational amplifiers built using Texas Instruments complementary bipolar Excalibur process. The TLE214xA is a tighter offset voltage grade of the TLE214x. Both are pin-compatible upgrades to standard industry products.

The design incorporates an input stage that simultaneously achieves low audio-band noise of 10.5 nV/√Hz with a 10-Hz 1/f corner and symmetrical 40-V/μs slew rate typically with loads up to 800 pF. The resulting low distortion and high power bandwidth are important in high-fidelity audio applications. A fast settling time of 340 ns to 0.1% of a 10-V step with a 2-kΩ/100-pF load is useful in fast actuator/positioning drivers. Under similar test conditions, settling time to 0.01% is 400 ns.

The devices are stable with capacitive loads up to 10 nF, although the 6-MHz bandwidth decreases to 1.8 MHz at this high loading level. As such, the TLE214x and TLE214xA are useful for low-droop sample-and-holds and direct buffering of long cables, including 4-mA to 20-mA current loops.

The special design also exhibits an improved insensitivity to inherent integrated circuit component mismatches as is evidenced by a 500-μV maximum offset voltage and 1.7-μV/°C typical drift. Minimum common-mode rejection ratio and supply-voltage rejection ratio are 85 dB and 90 dB, respectively.

Device performance is relatively independent of supply voltage over the ±2-V to ±22-V range. Inputs can operate between $V_{CC-} - 0.3$ to $V_{CC+} - 1.8$ V without inducing phase reversal, although excessive input current may flow out of each input exceeding the lower common-mode input range. The all-npn output stage provides a nearly rail-to-rail output swing of $V_{CC-} - 0.1$ to $V_{CC+} - 1$ V under light current-loading conditions. The device can sustain shorts to either supply since output current is internally limited, but care must be taken to ensure that maximum package power dissipation is not exceeded.

Both versions can also be used as comparators. Differential inputs of $V_{CC±}$ can be maintained without damage to the device. Open-loop propagation delay with TTL supply levels is typically 200 ns. This gives a good indication as to output stage saturation recovery when the device is driven beyond the limits of recommended output swing.

Both the TLE214x and TLE214xA are available in a wide variety of packages, including both the industry-standard 8-pin small-outline version and chip form for high-density system applications. The C-suffix devices are characterized for operation from 0°C to 70°C, I-suffix devices from -40°C to 105°C, and M-suffix devices over the full military temperature range of -55°C to 125°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM‡ (Y)
		SMALL OUT- LINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	
0°C to 70°C	500 µV 900 µV	TLE2141ACD TLE2141CD	—	—	TLE2141ACP TLE2141CP	—
-40°C to 105°C	500 µV 900 µV	TLE2141AID TLE2141ID	—	—	TLE2141AIP TLE2141IP	TLE2141Y
-55°C to 125°C	500 µV 900 µV	TLE2141AMD TLE2141MD	TLE2141AMFK TLE2141MFK	TLE2141AMJG TLE2141MJG	TLE2141AMP TLE2141MP	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2141ACDR).

‡ Chip forms are tested at T_A = 25°C only.

TLE2142 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES					CHIP FORM§ (Y)
		SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP‡ (PW)	
0°C to 70°C	750 µV 1200 µV	TLE2142ACD TLE2142CD	—	—	TLE2142ACP TLE2142CP	— TLE2142CPWLE	—
-40°C to 105°C	750 µV 1200 µV	TLE2142AID TLE2142ID	—	—	TLC2142AIP TLC2142IP	— —	TLE2142Y
-55°C to 125°C	750 µV 1200 µV	TLE2142AMD TLE2142MD	TLE2142AMFK TLE2142MFK	TLE2142AMJG TLE2142MJG	TLC2142AMP TLC2142MP	— —	—

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC2142ACDR).

‡ The PW packages are available left-ended taped and reeled. Add LE the suffix to device type (e.g., TLC2142CPWLE).

§ Chip forms are tested at T_A = 25°C only.

TLE2144 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORM‡ (Y)
		SMALL OUTLINE† (DW)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	
0°C to 70°C	1.5 mV 2.4 mV	— TLE2144CDW	— —	— —	TLE2144ACN TLE2144CN	—
-40°C to 105°C	1.5 mV 2.4 mV	— TLE2144IDW	— —	— —	TLE2144AIN TLE2144IN	TLE2144Y
-55°C to 125°C	1.5 mV 2.5 mV	— TLE2144MDW	TLE2144AMFK TLE2144MFK	TLE2144AMJ TLE2144MJ	TLE2144AMN TLE2144MN	—









† The DW packages are available taped and reeled. Add R suffix to device type (e.g., TLE2144CDWR).

‡ Chip forms are tested at T_A = 25°C only.



TLE214x, TLE214xA, TLE214xY EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997




NC – No internal connection

TLE214x, TLE214xA, TLE214xY EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997


symbol



NOTES: A. OFFSET N1 AND OFFSET N2 are only available on the TLE2241x devices.

TLE2141Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2141. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS**

SLOS183 – FEBRUARY 1997

TLE2142Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2142. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997


TLE2144Y chip information

This chip, when properly assembled, displays characteristics similar to the TLE2144. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

equivalent schematic



NOTE A: OFFSET N1 AND OFFSET N2 are only available on the TLE2241x devices.

ACTUAL DEVICE COMPONENT COUNT			
COMPONENT	TLE2241	TLE2242	TLE2244
Transistors	46	65	130
Resistors	24	43	86
Diodes	8	14	28
Capacitors	4	8	16
Epi-FET	1	1	2

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	22 V
Supply voltage, V_{CC-}	-22 V
Differential input voltage, V_{ID} (see Note 2)	± 44 V
Input voltage range, V_I (any input)	V_{CC+} to $V_{CC-} - 0.3$ V
Input current, I_I (each input)	± 1 mA
Output current, I_O	± 80 mA
Total current into V_{CC+}	80 mA
Total current out of V_{CC-}	80 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 105°C
M suffix	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, DW, N, P, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$. Excessive current flows if input is brought below $V_{CC-} - 0.3$ V.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$	$T_A = 105^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING		POWER RATING	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	261 mW	145 mW
DW	1025 mW	8.2 mW/°C	656 mW	369 mW	205 mW
FK	1375 mW	11.0 mW/°C	880 mW	495 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	495 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	378 mW	210 mW
N	1150 mW	9.2 mW/°C	736 mW	414 mW	230 mW
P	1000 mW	8.0 mW/°C	640 mW	360 mW	200 mW
PW	525 mW	4.2 mW/°C	336 mW	—	—

recommended operating conditions

		C SUFFIX		I SUFFIX		M SUFFIX		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{CC\pm}$		± 2	± 22	± 2	± 22	± 2	± 22	V
Common-mode input voltage, V_{IC}	$V_{CC} = 5$ V	0	2.9	0	2.7	0	2.7	V
	$V_{CC\pm} = \pm 15$ V	-15	12.9	-15	12.7	-15	12.7	
Operating free-air temperature, T_A		0	70	-40	105	-55	125	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141C electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2141C			TLE2141AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 2.5\text{ V}$ $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	25°C		225	1400		200	1000	μV
		Full range			1700			1300	
α_{VIO} Temperature coefficient of input offset voltage		Full range		1.7			1.7		$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current		25°C		8	100		8	100	nA
		Full range			150			150	
I_{IB} Input bias current		25°C		-0.8	-2		-0.8	-2	μA
	Full range			-2.1			-2.1		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2		0 to 3	-0.3 to 3.2	V	
		Full range	0 to 2.9			0 to 2.9			
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$	25°C	3.9	4.1		3.9	4.1	V	
		Full range	3.8			3.8			
	$I_{OH} = -1.5\text{ mA}$	25°C	3.8	4		3.8	4		
		Full range	3.7			3.7			
	$I_{OH} = -15\text{ mA}$	25°C	3.2	3.7		3.2	3.7		
		Full range	3.2			3.2			
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$	25°C		75	125		75	125	mV
		Full range			150			150	
	$I_{OL} = 1.5\text{ mA}$	25°C		150	225		150	225	
		Full range			250			250	
	$I_{OL} = 15\text{ mA}$	25°C		1.2	1.6		1.2	1.6	V
		Full range			1.7			1.7	
A_{VD} Large-signal differential voltage amplification	$V_{CC} = \pm 2.5\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1\text{ V to } -1.5\text{ V}$	25°C	50	220		50	220	V/mV	
		Full range	25			25			
r_i Input resistance		25°C		70		70	$\text{M}\Omega$		
c_i Input capacitance		25°C		2.5		2.5	pF		
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C		30		30	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	85	118		85	118	dB	
		Full range	80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	90	106		90	106	dB	
		Full range	85			85			
I_{CC} Supply current	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ No load,	25°C		3.4	4.4		3.4	4.4	mA
		Full range			4.6			4.6	

† Full range is 0°C to 70°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141C operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2141C			TLE2141AC			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, [†]		45	45		$\text{V}/\mu\text{s}$	
SR-	Negative slew rate	$C_L = 500\text{ pF}$, [†]		42	42			
t_s	Settling time	$A_{VD} = -1$, 2.5-V step	To 0.1%	0.16	0.16		μs	
			To 0.01%	0.22	0.22			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15	15		$\text{nV}/\sqrt{\text{Hz}}$		
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5	10.5				
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48	0.48		μV		
		$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51	0.51				
I_n	Equivalent input noise current	$f = 10\text{ Hz}$	1.92	1.92		$\text{pA}/\sqrt{\text{Hz}}$		
		$f = 1\text{ kHz}$	0.5	0.5				
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $R_L = 2\text{ k}\Omega$, [†] $A_{VD} = 2$, $f = 10\text{ kHz}$	0.0052%	0.0052%				
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$, [†] $C_L = 100\text{ pF}$	5.9	5.9		MHz		
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, [†] $f = 100\text{ kHz}$	5.8	5.8		MHz		
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $R_L = 2\text{ k}\Omega$, [†] $A_{VD} = 1$, $C_L = 100\text{ pF}$	660	660		kHz		
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$, [†] $C_L = 100\text{ pF}$	57°	57°				

[†] R_L and C_L terminated to 2.5 V.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2141C			TLE2141AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	200 900			175 500			μV
		Full range	1300			800			
α_{VIO} Temperature coefficient of input offset voltage	$V_{IC} = 0,$ $V_O = 0$	$R_S = 50\ \Omega,$	Full range			1.7			$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current			25°C	7 100			7 100		
	Full range	150			150				
I_{IB} Input bias current		25°C	-0.7 -1.5			-0.7 -1.5			μA
		Full range	-1.6			-1.6			
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	-15 to 13	-15.3 to 13.2	-15 to 13	-15.3 to 13.2	V		
		Full range	-15 to 12.9	-15.3 to 13.1	-15 to 12.9	-15.3 to 13.1			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150\ \mu\text{A}$	25°C	13.8 14.1		13.8 14.1		V		
		Full range	13.7		13.7				
	$I_O = -1.5\ \text{mA}$	25°C	13.7 14		13.7 14				
		Full range	13.6		13.6				
	$I_O = -15\ \text{mA}$	25°C	13.1 13.7		13.1 13.7				
		Full range	13		13				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150\ \mu\text{A}$	25°C	-14.7 -14.9		-14.7 -14.9		V		
		Full range	-14.6		-14.6				
	$I_O = 1.5\ \text{mA}$	25°C	-14.5 -14.8		-14.5 -14.8				
		Full range	-14.4		-14.4				
	$I_O = 15\ \text{mA}$	25°C	-13.4 -13.8		-13.4 -13.8				
		Full range	-13.3		-13.3				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	25°C	100 450		100 450		V/mV		
		Full range	75		75				
r_i Input resistance	$R_L = 2\ \text{k}\Omega$	25°C	65			65		M Ω	
c_i Input capacitance		25°C	2.5			2.5		pF	
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	30			30		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50\ \Omega$	25°C	85 108		85 108		dB		
		Full range	80		80				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V to } \pm 15\ \text{V},$ $R_S = 50\ \Omega$	25°C	90 106		90 106		dB		
		Full range	85		85				
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1\ \text{V}$	-25 -50		-25 -50		mA	
			$V_{ID} = -1\ \text{V}$	20 31		20 31			
I_{CC} Supply current	$V_O = 0,$ No load	25°C	3.5 4.5		3.5 4.5		mA		
		Full range	4.7		4.7				

† Full range is 0°C to 70°C.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141C operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2141C			TLE2141AC			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$		27	45	27	45	V/ μs
SR-	Negative slew rate			27	42	27	42	
t_s	Settling time	$A_{VD} = -1$, 10-V step	To 0.1%	0.34		0.34		μs
			To 0.01%	0.4		0.4		
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15		15		nV/ $\sqrt{\text{Hz}}$	
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5		10.5			
$V_N(\text{PP})$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48		0.48		μV	
		$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51		0.51			
I_n	Equivalent input noise current	$f = 10\text{ Hz}$	1.89		1.89		pA/ $\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$	0.47		0.47			
THD + N	Total harmonic distortion plus noise	$V_O(\text{PP}) = 20\text{ V}$, $A_{VD} = 10$, $R_L = 2\text{ k}\Omega$, $f = 10\text{ kHz}$	0.01%		0.01%			
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	6		6		MHz	
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, $f = 100\text{ kHz}$	5.9		5.9		MHz	
B_{OM}	Maximum output-swing bandwidth	$V_O(\text{PP}) = 20\text{ V}$, $A_{VD} = 1$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	668		668		kHz	
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	58°		58°			



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142C electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2142C			TLE2142AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	220 1900			200 1500			μV
		Full range	2200			1800			
α_{VIO} Temperature coefficient of input offset voltage	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	Full range	1.7			1.7			$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current		25°C	8 100			8 100			nA
	Full range	150			150				
I_{IB} Input bias current		25°C	-0.8 -2		-0.8 -2		μA		
		Full range	-2.1		-2.1				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2	0 to 3	-0.3 to 3.2	V		
		Full range	0 to 2.9		0 to 2.9				
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$	25°C	3.9	4.1	3.9	4.1	V		
		Full range	3.8		3.8				
	$I_{OH} = -1.5\text{ mA}$	25°C	3.8	4	3.8	4			
		Full range	3.7		3.7				
	$I_{OH} = -15\text{ mA}$	25°C	3.4	3.7	3.4	3.7			
		Full range	3.4		3.4				
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$	25°C	75 125		75 125		mV		
		Full range	150		150				
	$I_{OL} = 1.5\text{ mA}$	25°C	150 225		150 225				
		Full range	250		250				
	$I_{OL} = 15\text{ mA}$	25°C	1.2 1.4		1.2 1.4		V		
		Full range	1.5		1.5				
A_{VD} Large-signal differential voltage amplification	$V_{CC} = \pm 2.5\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1\text{ V to } -1.5\text{ V}$	25°C	50	220	50	220	V/mV		
		Full range	25		25				
r_i Input resistance		25°C	70			70	M Ω		
c_i Input capacitance		25°C	2.5			2.5	pF		
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C	30			30	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	85	118	85	118	dB		
		Full range	80		80				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC} / \Delta V_{IO}$)	$V_{CC} \pm = \pm 2.5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	90	106	90	106	dB		
		Full range	85		85				
I_{CC} Supply current	$V_O = 2.5\text{ V}$, No load, $V_{IC} = 2.5\text{ V}$	25°C	6.6 8.8		6.6 8.8		mA		
		Full range	9.2		9.2				

† Full range is 0°C to 70°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142C operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2142C			TLE2142AC			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$		45		45		$V/\mu\text{s}$
SR-	Negative slew rate			42		42		
t_s	Settling time	$A_{VD} = -1$, 2.5-V step		To 0.1%	0.16		μs	
				To 0.01%	0.22			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15		15		$nV/\sqrt{\text{Hz}}$	
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5		10.5			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48		0.48		μV	
		$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51		0.51			
I_n	Equivalent input noise current	$f = 10\text{ Hz}$	1.92		1.92		$pA/\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$	0.5		0.5			
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 2$, $f = 10\text{ kHz}$		0.0052%		0.0052%		
B1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	5.9		5.9		MHz	
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$, $f = 100\text{ kHz}$	5.8		5.8		MHz	
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $A_{VD} = 1$, $R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	660		660		kHz	
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	57°		57°			

$^\dagger R_L$ terminates at 2.5 V.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2142C			TLE2142AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0,$ $V_O = 0$ $R_S = 50 \Omega$	25°C	290	1200		275	750	μV	
		Full range			1600		1200		
αV_{IO} Temperature coefficient of input offset voltage		Full range	1.7			1.7		$\mu V/^\circ C$	
I_{IO} Input offset current		25°C	7	100		7	100	nA	
		Full range			150		150		
I_B Input bias current		25°C	-0.7	-1.5		-0.7	-1.5	μA	
	Full range			-1.6		-1.6			
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-15 to 13	-15.3 to 13.2		-15 to 13	-15.3 to 13.2	V	
		Full range	-15 to 12.9	-15.3 to 13.1		-15 to 12.9	-15.3 to 13.1		
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150 \mu A$	25°C	13.8	14.1		13.8	14.1	V	
		Full range	13.7			13.7			
	$I_O = -1.5$ mA	25°C	13.7	14		13.7	14		
		Full range	13.6			13.6			
	$I_O = -15$ mA	25°C	13.3	13.7		13.3	13.7		
		Full range	13.2			13.2			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150 \mu A$	25°C	-14.7	-14.9		-14.7	-14.9	V	
		Full range	-14.6			-14.6			
	$I_O = 1.5$ mA	25°C	-14.5	-14.8		-14.5	-14.8		
		Full range	-14.4			-14.4			
	$I_O = 15$ mA	25°C	-13.4	-13.8		-13.4	-13.8		
		Full range	-13.3			-13.3			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V	25°C	100	450		100	450	V/mV	
		Full range	75			75			
r_i Input resistance	$R_L = 2$ k Ω	25°C		65		65	M Ω		
c_i Input capacitance		25°C		2.5		2.5	pF		
z_o Open-loop output impedance	$f = 1$ MHz	25°C		30		30	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50 \Omega$	25°C	85	108		85	108	dB	
		Full range	80			80			
KSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	90	106		90	106	dB	
		Full range	85			85			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-25	-50		-25	-50	mA
			$V_{ID} = -1$ V	20	31		20	31	
I_{CC} Supply current	$V_O = 0,$ No load	25°C		6.9	9		6.9	9	mA
		Full range			9.4			9.4	

† Full range is 0°C to 70°C.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142C operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2142C			TLE2142AC			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $R_L = 2\text{ k}\Omega$		27	45	27	45	V/ μs
SR-	Negative slew rate			$C_L = 500\text{ pF}$	27	42	27	
t_s	Settling time	$A_{VD} = -1$, 10-V step		To 0.1%	0.34			μs
				To 0.01%	0.4			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15			15		nV/ $\sqrt{\text{Hz}}$
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5			10.5		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48			μV	
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51				
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.89			pA/ $\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$		0.47				
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 10$,	$R_L = 2\text{ k}\Omega$, $f = 10\text{ kHz}$	0.01%			0.01%	
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$,	$C_L = 100\text{ pF}$	6			6	MHz
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, $f = 100\text{ kHz}$	$C_L = 100\text{ pF}$,	5.9			5.9	MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 1$,	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	668			668	kHz
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$,	$C_L = 100\text{ pF}$	58°			58°	



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144C electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2144C			TLE2144AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 2.5\text{ V},$ $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	25°C	0.5	3.8		0.5	3	mV	
		Full range			4.4		3.6		
α_{VIO} Temperature coefficient of input offset voltage		Full range	1.7			1.7		$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current		25°C	8	100		8	100	nA	
		Full range			150		150		
I_{IB} Input bias current		25°C	-0.8	-2		-0.8	-2	μA	
	Full range			-2.1		-2.1			
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2		0 to 3	-0.3 to 3.2	V	
		Full range	0 to 2.9			0 to 2.9			
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$	25°C	3.9	4.1		3.9	4.1	V	
		Full range	3.8			3.8			
	$I_{OH} = -1.5\text{ mA}$	25°C	3.8	4		3.8	4		
		Full range	3.7			3.7			
	$I_{OH} = -15\text{ mA}$	25°C	3.4	3.7		3.4	3.7		
		Full range	3.4			3.4			
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$	25°C	75	125		75	125	mV	
		Full range			150		150		
	$I_{OL} = 1.5\text{ mA}$	25°C	150	225		150	225		
		Full range			250		250		
	$I_{OL} = 15\text{ mA}$	25°C	1.2	1.6		1.2	1.6	V	
		Full range			1.7		1.7		
AVD Large-signal differential voltage amplification	$V_{CC} = \pm 2.5\text{ V},$ $V_O = 1\text{ V to } -1.5\text{ V}$ $R_L = 2\text{ k}\Omega$	25°C	50	95		50	95	V/mV	
		Full range	25			25			
r_i Input resistance		25°C	70		70		$\text{M}\Omega$		
c_i Input capacitance		25°C	2.5		2.5		pF		
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C	30		30		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50\ \Omega$	25°C	85	118		85	118	dB	
		Full range	80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V},$ $R_S = 50\ \Omega$	25°C	90	106		90	106	dB	
		Full range	85			85			
I_{CC} Supply current	$V_O = 2.5\text{ V},$ $V_{IC} = 2.5\text{ V}$ No load,	25°C	13.2	17.6		13.2	17.6	mA	
		Full range			18.5		18.5		

† Full range is 0°C to 70°C.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144C operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2144C			TLE2144AC			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $R_L = 2\text{ k}\Omega^\dagger$, $C_L = 500\text{ pF}$			45			V/ μs
SR-	Negative slew rate				42			
t_s	Settling time	$A_{VD} = -1$, 2.5-V step		To 0.1%		0.16		μs
				To 0.01%		0.22		
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$		15		15		nV/ $\sqrt{\text{Hz}}$
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$		10.5		10.5		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48		0.48		μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51		0.51		
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.92		1.92		pA/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		0.5		0.5		
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 2$, $f = 10\text{ kHz}$		0.0052%		0.0052%		
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$		5.9		5.9		MHz
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$, $f = 100\text{ kHz}$		5.8		5.8		MHz
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 1$, $C_L = 100\text{ pF}$		660		660		kHz
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$		57°		57°		

$^\dagger R_L$ terminates at 2.5 V



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144C electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A [†]	TLE2144C			TLE2144AC			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, V _O = 0, R _S = 50 Ω	25°C	0.6 2.4		0.5 1.5		mV		
		Full range	3.2		2.4				
α _{VIO} Temperature coefficient of input offset voltage		Full range	1.7		1.7		μV/°C		
I _{IO} Input offset current		25°C	7 100		7 100		nA		
		Full range	150		150				
I _{IB} Input bias current		25°C	-0.7 -1.5		-0.7 -1.5		μA		
	Full range	-1.6		-1.6					
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	-15 to 13	-15.3 to 13.2	-15 to 13	-15.3 to 13.2	V		
		Full range	-15 to 12.9	-15.3 to 13.1	-15 to 12.9	-15 to 13.1			
V _{OM+} Maximum positive peak output voltage swing	I _O = -150 μA	25°C	13.8	14.1	13.8	14.1	V		
		Full range	13.7		13.7				
	I _O = -1.5 mA	25°C	13.7	14	13.7	14			
		Full range	13.6		13.6				
	I _O = -15 mA	25°C	13.1	13.7	13.1	13.7			
		Full range	13		13				
V _{OM-} Maximum negative peak output voltage swing	I _O = 150 μA	25°C	-14.7	-14.9	-14.7	-14.9	V		
		Full range	-14.6		-14.6				
	I _O = 1.5 mA	25°C	-14.5	-14.8	-14.5	-14.8			
		Full range	-14.4		-14.4				
	I _O = 15 mA	25°C	-13.4	-13.8	-13.4	-13.8			
		Full range	-13.3		-13.3				
A _{VD} Large-signal differential voltage amplification	V _O = ±10 V	25°C	100	170	100	170	V/mV		
		Full range	75		75				
r _i Input resistance	R _L = 2 kΩ	25°C	65		65		MΩ		
c _i Input capacitance		25°C	2.5		2.5		pF		
z _o Open-loop output impedance	f = 1 MHz	25°C	30		30		Ω		
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	85	108	85	108	dB		
		Full range	80		80				
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±2.5 V to ±15 V, R _S = 50 Ω	25°C	90	106	90	106	dB		
		Full range	85		85				
I _{OS} Short-circuit output current	V _O = 0	V _{ID} = 1 V V _{ID} = -1 V	25°C	-25	-50	-25	-50	mA	
				20	31	20	31		
I _{CC} Supply current	V _O = 0, No load	25°C	13.8 18		13.8 18		mA		
		Full range	18.8		18.8				

[†] Full range is 0°C to 70°C.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144C operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2144C			TLE2144AC			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$A_{VD} = -1$, $R_L = 2\text{ k}\Omega$	27	45		27	45		V/ μs
SR- Negative slew rate	$C_L = 500\text{ pF}$	27	42		27	42		
t_s Settling time	$A_{VD} = -1$, 10-V step	To 0.1%		0.34		0.34		μs
		To 0.01%		0.4		0.4		
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15			15			nV/ $\sqrt{\text{Hz}}$
	$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5			10.5			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48			0.48			μV
	$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51			0.51			
I_n Equivalent input noise current	$f = 10\text{ Hz}$	1.89			1.89			pA/ $\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$	0.47			0.47			
THD + N Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$, $R_L = 2\text{ k}\Omega$, $A_{VD} = 10$, $f = 10\text{ kHz}$	0.01%			0.01%			
B_1 Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	6			6			MHz
Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $f = 100\text{ kHz}$	5.9			5.9			MHz
BOM Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$, $R_L = 2\text{ k}\Omega$, $A_{VD} = 1$, $C_L = 100\text{ pF}$	668			668			kHz
ϕ_m Phase margin at unity gain	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	58°			58°			



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141I electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2141I			TLE2141AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	25°C		225	1400		200	1000	μV	
		Full range			1900			1500		
α_{VIO} Temperature coefficient of input offset voltage		Full range		1.7			1.7		$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current		25°C		8	100		8	100	nA	
		Full range			200			200		
I_{IB} Input bias current		25°C		-0.8	-2		-0.8	-2	μA	
	Full range			-2.2			-2.2			
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2		0 to 3	-0.3 to 3.2	V		
		Full range		0 to 2.7	-0.3 to 2.9		0 to 2.7		-0.3 to 2.9	
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$ $I_{OH} = -1.5\text{ mA}$ $I_{OH} = -15\text{ mA}$ $I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -1\text{ mA}$ $I_{OH} = -10\text{ mA}$	25°C		3.9	4.1		3.9	4.1	V	
				3.8	4		3.8	4		
				3.2	3.7		3.2	3.7		
		Full range		3.8			3.8			
				3.7			3.7			
				3.3			3.3			
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$ $I_{OL} = 1.5\ \mu\text{A}$ $I_{OL} = 15\text{ mA}$ $I_{OL} = 100\ \mu\text{A}$ $I_{OL} = 1\text{ mA}$ $I_{OL} = 10\text{ mA}$	25°C		75	125		75	125	mV	
				150	225		150	225		
				1.2	1.6		1.2	1.6		
		Full range			175			175	mV	
					225			225		
					1.4			1.4	V	
AVD Large-signal differential voltage amplification	$V_{CC} = \pm 2.5\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1\text{ V to } -1.5\text{ V}$	25°C	50	220		50	220	V/mV		
		Full range		10			10			
r_i Input resistance		25°C		70		70		$\text{M}\Omega$		
c_i Input capacitance		25°C		2.5		2.5		pF		
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C		30		30		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	85	118		85	118	dB		
		Full range		80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	90	106		90	106	dB		
		Full range		85			85			
I_{CC} Supply current	$V_O = 2.5\text{ V}$, No load, $V_{IC} = 2.5\text{ V}$	25°C		3.4	4.4		3.4	4.4	mA	
		Full range			4.6			4.6		

† Full range is $-40^\circ\text{C to } 105^\circ\text{C}$.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141I operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2141I			TLE2141AI			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$		$R_L = 2\text{ k}\Omega^\dagger$		45		V/ μs
SR-	Negative slew rate					42		
t_s	Settling time	$A_{VD} = -1$, 2.5-V step	To 0.1%	0.16		0.16		μs
			To 0.01%	0.22		0.22		
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15		15		nV/ $\sqrt{\text{Hz}}$	
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5		10.5			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48		0.48		μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51		0.51		
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.92		1.92		pA/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		0.5		0.5		
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $A_{VD} = 2$, $R_L = 2\text{ k}\Omega^\dagger$, $f = 10\text{ kHz}$		0.0052%		0.0052%		
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$	$C_L = 100\text{ pF}^\dagger$	5.9		5.9		MHz
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$ $f = 100\text{ kHz}$	$C_L = 100\text{ pF}^\dagger$	5.8		5.8		MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $A_{VD} = 1$, $R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$		660		660		kHz
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$	$C_L = 100\text{ pF}^\dagger$	57°		57°		

$^\dagger R_L$ and C_L terminated to 2.5 V.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2141I			TLE2141AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage		25°C	200	900		175	500	μV	
		Full range		1500		1000			
α _{VIO} Temperature coefficient of input offset voltage	V _{IC} = 0, R _S = 50 Ω, V _O = 0	Full range	1.7			1.7			μV/°C
I _{IO} Input offset current		25°C	7	100		7	100	nA	
I _{IB} Input bias current		Full range	200			200			μA
		25°C	-0.7	-1.5		-0.7	-1.5		
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	-15 to 13	-15.3 to 13.2		-15 to 13	-15.3 to 13.2	V	
		Full range	-15 to 12.7	-15.3 to 12.9		-15 to 12.7	-15.3 to 12.9		
V _{OM+} Maximum positive peak output voltage swing	I _O = -150 μA	25°C	13.8	14.1		13.8	14.1	V	
	I _O = -1.5 mA		13.7	14		13.7	14		
	I _O = -15 mA		13.1	13.7		13.1	13.7		
	I _O = -100 μA	Full range	13.7			13.7			
	I _O = -1 mA		13.6			13.6			
	I _O = -10 mA		13.1			13.1			
V _{OM-} Maximum negative peak output voltage swing	I _O = 150 μA	25°C	-14.7	-14.9		-14.7	-14.9	V	
	I _O = 1.5 mA		-14.5	-14.8		-14.5	-14.8		
	I _O = 15 mA		-13.4	-13.8		-13.4	-13.8		
	I _O = 100 μA	Full range	-14.6			-14.6			
	I _O = 1 mA		-14.5			-14.5			
	I _O = 10 mA		-13.4			-13.4			
A _{VD} Large-signal differential voltage amplification	V _O = ±10 V, R _L = 2 kΩ	25°C	100	450		100	450	V/mV	
		Full range	40			40			
r _i Input resistance		25°C	65			65			MΩ
c _i Input capacitance		25°C	2.5			2.5			pF
z _o Open-loop output impedance	f = 1 MHz	25°C	30			30			Ω
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	85	108		85	108	dB	
		Full range	80			80			
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±2.5 V to ±15 V, R _S = 50 Ω	25°C	90	106		90	106	dB	
		Full range	85			85			
I _{OS} Short-circuit output current	V _O = 0	25°C	V _{ID} = 1 V	-25	-50		-25	-50	mA
			V _{ID} = -1 V	20	31		20	31	
I _{CC} Supply current	V _O = 0, No load	25°C	3.5	4.5		3.5	4.5	mA	
		Full range	4.7			4.7			

† Full range is -40°C to 105°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141I operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2141I			TLE2141AI			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+ Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$	$R_L = 2\text{ k}\Omega$	27	45	27	45	$\text{V}/\mu\text{s}$	
SR- Negative slew rate			27	42	27	42		
t_s Settling time	$A_{VD} = -1$, 10-V step	To 0.1%	0.34		0.34		μs	
		To 0.01%	0.4		0.4			
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15		15		$\text{nV}/\sqrt{\text{Hz}}$		
	$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5		10.5				
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48		0.48		μV		
	$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51		0.51				
I_n Equivalent input noise current	$f = 10\text{ Hz}$	1.89		1.89		$\text{pA}/\sqrt{\text{Hz}}$		
	$f = 1\text{ kHz}$	0.47		0.47				
THD + N Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$, $R_L = 2\text{ k}\Omega$, $A_{VD} = 10$, $f = 10\text{ kHz}$	0.01%		0.01%				
B_1 Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	6		6		MHz		
Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$, $f = 100\text{ kHz}$	5.9		5.9		MHz		
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$, $R_L = 2\text{ k}\Omega$, $A_{VD} = 1$, $C_L = 100\text{ pF}$	668		668		kHz		
ϕ_m Phase margin at unity gain	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	58°		58°				



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142I electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2142I			TLE2142AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	25°C	220 1900		220 1500		μV		
		Full range	2400		2000				
α_{VIO} Temperature coefficient of input offset voltage		Full range	1.7		1.7		$\mu\text{V}/^\circ\text{C}$		
I_{IO} Input offset current		25°C	8 100		8 100		nA		
		Full range	200		200				
I_{IB} Input bias current		25°C	-0.8 -2		-0.8 -2		μA		
	Full range	-2.2		-2.2					
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2	0 to 3	-0.3 to 3.2	V		
		Full range	0 to 2.7	-0.3 to 2.9	0 to 2.7	-0.3 to 2.9			
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$ $I_{OH} = -1.5\text{ mA}$ $I_{OH} = -15\text{ mA}$	25°C	3.9 4.1		3.9 4.1		V		
			3.8 4		3.8 4				
			3.4 3.7		3.4 3.7				
	Full range	3.8		3.8					
		3.7		3.7					
		3.5		3.5					
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$ $I_{OL} = 1.5\text{ mA}$ $I_{OL} = 15\text{ mA}$	25°C	75 125		75 125		mV		
			150 225		150 225				
			1.2 1.4		1.2 1.4				
	Full range	175		175					
		225		225					
		1.2		1.2					
A_{VD} Large-signal differential voltage amplification	$V_{IC} = \pm 2.5\text{ V}$, $V_O = 1\text{ V to } -1.5\text{ V}$ $R_L = 2\text{ k}\Omega$	25°C	50 220		50 220		V/mV		
		Full range	10		10				
r_i Input resistance		25°C	70		70		M Ω		
c_i Input capacitance		25°C	2.5		2.5		pF		
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C	30		30		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	85 118		85 118		dB		
		Full range	80		80				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	90 106		90 106		dB		
		Full range	85		85				
I_{CC} Supply current	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$	No load,	25°C	6.6 8.8		6.6 8.8		mA	
			Full range	9.2		9.2			

† Full range is -40°C to 105°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142I operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2142I			TLE2142AI			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
SR+	Positive slew rate	$A_{VD} = -1$, $R_L = 2\text{ k}\Omega^\dagger$			45			V/ μs	
SR-	Negative slew rate	$C_L = 500\text{ pF}$			42				
t_s	Settling time	$A_{VD} = -1$, 2.5-V step	To 0.1%			0.16			μs
			To 0.01%			0.22			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$	f = 10 Hz			15			nV/ $\sqrt{\text{Hz}}$
		$R_S = 20\ \Omega$	f = 1 kHz			10.5			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 1 Hz			0.48			μV	
		f = 0.1 Hz to 10 Hz			0.51				
I_n	Equivalent input noise current	f = 10 Hz			1.92			pA/ $\sqrt{\text{Hz}}$	
		f = 1 kHz			0.5				
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 2$, f = 10 kHz			0.0052%				
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$			5.9			MHz	
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$, f = 100 kHz			5.8			MHz	
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 1$, $C_L = 100\text{ pF}$			660			kHz	
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$			57°				

$^\dagger R_L$ terminates at 2.5 V.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS
 SLOS183 – FEBRUARY 1997

TLE2142I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2142I			TLE2142I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega, V_O = 0$	25°C	290		1200	275		750	μV
		Full range	1800			1400			
α_{VIO} Temperature coefficient of input offset voltage		Full range	1.7			1.7			$\mu V/^\circ C$
I_{IO} Input offset current		25°C	7		100	7		100	nA
		Full range	200			200			
I_{IB} Input bias current		25°C	-0.7		-1.5	-0.7		-1.5	μA
	Full range	-1.7			-1.7				
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-15 to 13	-15.3 to 13.2		-15 to 13	-15.3 to 13.2	V	
		Full range	-15 to 12.7	-15.3 to 12.9		-15 to 12.7	-15.3 to 12.9		
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150 \mu A$	25°C	13.8		14.1	13.8		14.1	V
	$I_O = -1.5 mA$		13.7		14	13.7		14	
	$I_O = -15 mA$		13.3		13.7	13.3		13.7	
	$I_O = -100 \mu A$	Full range	13.7			13.7			
	$I_O = -1 mA$		13.6			13.6			
	$I_O = -10 mA$		13.3			13.3			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150 \mu A$	25°C	-14.7		-14.9	-14.7		-14.9	V
	$I_O = 1.5 mA$		-14.5		-14.8	-14.5		-14.8	
	$I_O = 15 mA$		-13.4		-13.8	-13.4		-13.8	
	$I_O = 100 \mu A$	Full range	-14.6			-14.6			
	$I_O = 1 mA$		-14.5			-14.5			
	$I_O = 10 mA$		-13.4			-13.4			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10 V, R_L = 2 k\Omega$	25°C	100		450	100		450	V/mV
		Full range	40			40			
r_i Input resistance		25°C	65			65			$M\Omega$
c_i Input capacitance		25°C	2.5			2.5			pF
z_o Open-loop output impedance	$f = 1 MHz$	25°C	30			30			Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	85		108	85		108	dB
	$R_S = 50 \Omega$	Full range	80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5 V$ to $\pm 15 V, R_S = 50 \Omega$	25°C	90		106	90		106	dB
		Full range	85			85			
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1 V$		-25	-50		mA	
			$V_{ID} = -1 V$		20	31			
I_{CC} Supply current	$V_O = 0, No load$	25°C	6.9		9	6.9		9	mA
		Full range	9.4			9.4			

† Full range is -40°C to 105°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142I operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLE2142I			TLE2142AI			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$	$R_L = 2\text{ k}\Omega$	30	45		30	45	$\text{V}/\mu\text{s}$	
SR-	Negative slew rate			30	42		30	42		
t_s	Settling time	$A_{VD} = -1$, 10-V step	To 0.1%	0.34		0.34		μs		
			To 0.01%	0.4		0.4				
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$,	$f = 10\text{ Hz}$	15		15		$\text{nV}/\sqrt{\text{Hz}}$		
		$R_S = 20\ \Omega$,	$f = 1\text{ kHz}$	10.5		10.5				
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48		0.48		μV		
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51		0.51				
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.89		1.89		$\text{pA}/\sqrt{\text{Hz}}$		
		$f = 1\text{ kHz}$		0.47		0.47				
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 10$,	$R_L = 2\text{ k}\Omega$, $f = 10\text{ kHz}$	0.01%		0.01%				
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$,	$C_L = 100\text{ pF}$	6		6		MHz		
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, $f = 100\text{ kHz}$		5.9		5.9		MHz		
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 1$,	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	668		668		kHz		
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$,	$C_L = 100\text{ pF}$	58°		58°				

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS
 SLOS183 – FEBRUARY 1997

TLE2144I electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2144I			TLE2144AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0,$ $V_O = 0$ $R_S = 50\ \Omega$	25°C	0.5 3.8			0.5 3			mV
		Full range	4.8			4			
α_{VIO} Temperature coefficient of input offset voltage		Full range	1.7			1.7			$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current		25°C	8 100			8 100			nA
		Full range	200			200			
I_{IB} Input bias current		25°C	-0.8 -2			-0.8 -2			μA
	Full range	-2.2			-2.2				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2	0 to 3	-0.3 to 3.2	V		
		Full range	0 to 2.7	-0.3 to 2.9	0 to 2.7	-0.3 to 2.9	V		
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$	25°C	3.9 4.1		3.9 4.1		V		
	$I_{OH} = -1.5\ \text{mA}$		3.8 4		3.8 4				
	$I_{OH} = -15\ \text{mA}$		3.4 3.7		3.4 3.7				
	$I_{OH} = 100\ \mu\text{A}$		3.8		3.8				
	$I_{OH} = 1\ \text{mA}$		Full range	3.7		3.7			
	$I_{OH} = 10\ \text{mA}$			3.5		3.5			
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$	25°C	75	125	75	125	mV		
	$I_{OL} = 1.5\ \mu\text{A}$		150	225	150	225			
	$I_{OL} = 15\ \text{mA}$		1.2	1.6	1.2	1.6	V		
	$I_{OL} = 100\ \mu\text{A}$	Full range	175		175		mV		
	$I_{OL} = 1\ \text{mA}$		225		225				
	$I_{OL} = 10\ \text{mA}$		1.4		1.4		V		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = \pm 2.5\ \text{V},$ $V_O = 1\ \text{V to } -1.5\ \text{V}$ $R_L = 2\ \text{k}\Omega$	25°C	50	95	50	95	V/mV		
		Full range	10		10				
r_i Input resistance		25°C	70			70	$\text{M}\Omega$		
c_i Input capacitance		25°C	2.5			2.5	pF		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	30			30	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50\ \Omega$	25°C	85	118	85	118	dB		
		Full range	80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V to } \pm 15\ \text{V},$ $R_S = 50\ \Omega$	25°C	90	106	90	106	dB		
		Full range	85			85			
I_{CC} Supply current	$V_O = 2.5\ \text{V},$ $V_{IC} = 2.5\ \text{V}$ No load,	25°C	13.2	17.6	13.2	17.6	mA		
		Full range	18.4			18.4			

† Full range is -40°C to 105°C .

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144I operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLE2144I			TLE2144AI			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$	$R_L = 2\text{ k}\Omega^\dagger$	45			45			V/ μs
SR-	Negative slew rate			42			42			
t_s	Settling time	$A_{VD} = -1$, 2.5-V step	To 0.1%	0.16			0.16			μs
			To 0.01%	0.22			0.22			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$	$f = 10\text{ Hz}$	15			15			nV/ $\sqrt{\text{Hz}}$
		$R_S = 20\ \Omega$	$f = 1\text{ kHz}$	10.5			10.5			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48			0.48			μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51			0.51			
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.92			1.92			pA/ $\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		0.5			0.5			
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $A_{VD} = 2$,	$R_L = 2\text{ k}\Omega^\dagger$, $f = 10\text{ kHz}$	0.0052%			0.0052%			
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$,	$C_L = 100\text{ pF}$	5.9			5.9			MHz
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$, $f = 100\text{ kHz}$	$C_L = 100\text{ pF}$	5.8			5.8			MHz
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $A_{VD} = 1$,	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	660			660			kHz
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$,	$C_L = 100\text{ pF}$	57°			57°			

$^\dagger R_L$ terminates at 2.5 V

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS
 SLOS183 – FEBRUARY 1997

TLE2144I electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2144I			TLE2144AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0,$ $V_O = 0$ $R_S = 50\ \Omega,$	25°C	0.6 2.4			0.5 1.5			mV
		Full range				2.8			
α_{VIO} Temperature coefficient of input offset voltage		Full range	1.7			1.7			$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current		25°C	7 100			7 100			nA
		Full range				200			
I_{IB} Input bias current		25°C	-0.7 -1.5			-0.7 -1.5			μA
	Full range				-1.7				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	-15 to 13	-15.3 to 13.2	-15 to 13	-15.3 to 13.2	V		
		Full range	-15 to 12.7	-15.3 to 12.9	-15 to 12.7	-15.3 to 12.9			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150\ \mu\text{A}$ $I_O = -1.5\ \text{mA}$ $I_O = -15\ \text{mA}$ $I_O = -100\ \mu\text{A}$ $I_O = -1\ \text{mA}$ $I_O = -10\ \text{mA}$	25°C	13.8 14.1		13.8 14.1		V		
			13.7 14		13.7 14				
			13.1 13.7		13.1 13.7				
		Full range	13.7		13.7				
			13.6		13.6				
			13.1		13.1				
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150\ \mu\text{A}$ $I_O = 1.5\ \text{mA}$ $I_O = 15\ \text{mA}$ $I_O = 100\ \mu\text{A}$ $I_O = 1\ \text{mA}$ $I_O = 10\ \text{mA}$	25°C	-14.7 -14.9		-14.7 -14.9		V		
			-14.5 -14.8		-14.5 -14.8				
			-13.4 -13.8		-13.4 -13.8				
		Full range	-14.6		-14.6				
			-14.5		-14.5				
			-13.4		-13.4				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V},$ $R_L = 2\ \text{k}\Omega$	25°C	100	170	100	170	V/mV		
		Full range	40		40				
r_i Input resistance		25°C	65			65	M Ω		
c_i Input capacitance		25°C	2.5			2.5	pF		
z_o Open-loop output impedance	$f = 1\ \text{MHz}$	25°C	30			30	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50\ \Omega$	25°C	85	108	85	108	dB		
		Full range	80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V to } \pm 15\ \text{V},$ $R_S = 50\ \Omega$	25°C	90	106	90	106	dB		
		Full range	85			85			
I_{OS} Short-circuit output current	$V_O = 0$ $\frac{V_{ID} = 1\ \text{V}}{V_{ID} = -1\ \text{V}}$	25°C	-25 -50		-25 -50		mA		
			20 31		20 31				
I_{CC} Supply current	$V_O = 0,$ No load	25°C	13.8 18			13.8 18	mA		
		Full range	18.8			18.8			

† Full range is -40°C to 105°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144I operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLE2144I			TLE2144AI			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$	$R_L = 2\text{ k}\Omega$	27	45		27	45	V/ μs	
SR-	Negative slew rate			27	42		27	42		
t_s	Settling time	$A_{VD} = -1$, 10-V step	To 0.1%	0.34		0.34		μs		
			To 0.01%	0.4		0.4				
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$,	$f = 10\text{ Hz}$	15		15		nV/ $\sqrt{\text{Hz}}$		
		$R_S = 20\ \Omega$,	$f = 1\text{ kHz}$	10.5		10.5				
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48		0.48		μV		
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51		0.51				
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.89		1.89		pA/ $\sqrt{\text{Hz}}$		
		$f = 1\text{ kHz}$		0.47		0.47				
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 10$,	$R_L = 2\text{ k}\Omega$, $f = 10\text{ kHz}$	0.01%		0.01%				
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$,	$C_L = 100\text{ pF}$	6		6		MHz		
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, $f = 100\text{ kHz}$		5.9		5.9		MHz		
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 1$,	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	668		668		kHz		
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$,	$C_L = 100\text{ pF}$	58°		58°				

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141M electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2141M			TLE2141AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{O} = 2.5\text{ V}$ $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	25°C		225	1400		200	1000	μV
		Full range		2100		1700			
α_{VIO} Temperature coefficient of input offset voltage		Full range		1.7		1.7			$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current		25°C		8	100		8	100	nA
		Full range		250		250			
I_{IB} Input bias current		25°C		-0.8	-2		-0.8	-2	μA
	Full range		-2.3		-2.3				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2		0 to 3	-0.3 to 3.2	V	
		Full range	0 to 2.7	-0.3 to 2.9		0 to 2.7	-0.3 to 2.9		
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$ $I_{OH} = -1.5\text{ mA}$ $I_{OH} = -15\text{ mA}$ $I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -1\text{ mA}$ $I_{OH} = -10\text{ mA}$	25°C		3.9	4.1		3.9	4.1	V
				3.8	4		3.8	4	
				3.2	3.7		3.2	3.7	
		Full range		3.75			3.75		
				3.65			3.65		
				3.25			3.25		
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$ $I_{OL} = 1.5\text{ mA}$ $I_{OL} = 15\text{ mA}$ $I_{OL} = 100\ \mu\text{A}$ $I_{OL} = 1\text{ mA}$ $I_{OL} = 10\text{ mA}$	25°C		75	125		75	125	mV
				150	225		150	225	
				1.2	1.4		1.2	1.4	
		Full range		200			200		
				250			225		
				1.25			1.25		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = \pm 2.5\text{ V}$, $R_L = 2\text{ k}\Omega$, $V_O = 1\text{ V to } -1.5\text{ V}$	25°C	50	220		50	220	V/mV	
		Full range	5			5			
r_i Input resistance		25°C		70		70	$\text{M}\Omega$		
c_i Input capacitance		25°C		2.5		2.5	pF		
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C		30		30	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	85	118		85	118	dB	
		Full range	80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	90	106		90	106	dB	
		Full range	85			85			
I_{CC} Supply current	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ No load,	25°C		3.4	4.4		3.4	4.4	mA
		Full range		4.6		4.6			

† Full range is -55°C to 125°C .

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141M operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2141M			TLE2141AM			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
SR+ Positive slew rate	$A_{VD} = -1$, $R_L = 2\text{ k}\Omega^\dagger$, $C_L = 500\text{ pF}$	45			45			V/ μs	
SR- Negative slew rate		42			42				
t_s Settling time	$A_{VD} = -1$, 2.5-V step	To 0.1%	0.16			0.16			μs
		To 0.01%	0.22			0.22			
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15			15			nV/ $\sqrt{\text{Hz}}$	
	$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5			10.5				
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48			0.48			μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51			0.51				
I_n Equivalent input noise current	$f = 10\text{ Hz}$	1.92			1.92			pA/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	0.5			0.5				
THD + N Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 2$, $f = 10\text{ kHz}$	0.0052%			0.0052%				
B_1 Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$	5.9			5.9			MHz	
Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$, $f = 100\text{ kHz}$	5.8			5.8			MHz	
BOM Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 1$	660			660			kHz	
ϕ_m Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$	57°			57°				

$^\dagger R_L$ and C_L terminated to 2.5 V.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2141M			TLE2141AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage			25°C	200	900	175	500	μV	
			Full range		1700		1200		
α_{VIO} Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$		Full range	1.7		1.7		$\mu\text{V}/^\circ\text{C}$	
I_{IO} Input offset current			25°C	7	100	7	100	nA	
I_{IB} Input bias current			Full range		250		250	μA	
			25°C	-0.7	-1.5	-0.7	-1.5		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$		25°C	-15 to 13	-15.3 to 13.2	-15 to 13	-15.3 to 13.2	V	
			Full range	-15 to 12.7	-15.3 to 12.9	-15 to 12.7	-15.3 to 12.9		
V_{OM+} Maximum positive peak output voltage swing			25°C	$I_O = -150\ \mu\text{A}$	13.8	14.1	13.8	14.1	V
				$I_O = -1.5\ \text{mA}$	13.7	14	13.7	14	
				$I_O = -15\ \text{mA}$	13.1	13.7	13.1	13.7	
			Full range	$I_O = -100\ \mu\text{A}$	13.7		13.7		
				$I_O = -1\ \text{mA}$	13.6		13.6		
				$I_O = -10\ \text{mA}$	13.1		13.1		
V_{OM-} Maximum negative peak output voltage swing			25°C	$I_O = 150\ \mu\text{A}$	-14.7	-14.9	-14.7	-14.9	V
				$I_O = 1.5\ \text{mA}$	-14.5	-14.8	-14.5	-14.8	
				$I_O = 15\ \text{mA}$	-13.4	-13.8	-13.4	-13.8	
			Full range	$I_O = 100\ \mu\text{A}$	-14.6		-14.6		
				$I_O = 1\ \text{mA}$	-14.5		-14.5		
				$I_O = 10\ \text{mA}$	-13.4		-13.4		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}, R_L = 2\ \text{k}\Omega$		25°C	100	450	100	450	V/mV	
			Full range	20		20			
r_i Input resistance			25°C	65		65		M Ω	
c_i Input capacitance			25°C	2.5		2.5		pF	
z_o Open-loop output impedance	$f = 1\ \text{MHz}$		25°C	30		30		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$		25°C	85	108	85	108	dB	
			Full range	80		80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V to } \pm 15\ \text{V}, R_S = 50\ \Omega$		25°C	90	106	90	106	dB	
			Full range	85		85			
I_{OS} Short-circuit output current	$V_O = 0$		25°C	$V_{ID} = 1\ \text{V}$	-25	-50	-25	-50	mA
				$V_{ID} = -1\ \text{V}$	20	31	20	31	
I_{CC} Supply current	$V_O = 0, V_{IC} = 2.5\ \text{V}$	No load,	25°C	3.5	4.5	3.5	4.5	mA	
			Full range		4.7		4.7		

† Full range is -55°C to 125°C .



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2141M operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2141M			TLE2141AM			UNIT			
		MIN	TYP	MAX	MIN	TYP	MAX				
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 100\text{ pF}$		$R_L = 2\text{ k}\Omega$		27	45	27	45	V/ μs	
SR-	Negative slew rate					27	42	27	42		
t_s	Settling time	$A_{VD} = -1$, 10-V step		To 0.1%		0.34		0.34		μs	
				To 0.01%		0.4		0.4			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$		15		15		nV/ $\sqrt{\text{Hz}}$			
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$		10.5		10.5					
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48		0.48		μV			
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51		0.51					
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.89		1.89		pA/ $\sqrt{\text{Hz}}$			
		$f = 1\text{ kHz}$		0.47		0.47					
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 10$,		$R_L = 2\text{ k}\Omega$, $f = 10\text{ kHz}$		0.01%		0.01%			
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$		6		6		MHz			
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega$, $f = 100\text{ kHz}$		5.9		5.9		MHz			
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$, $A_{VD} = 1$,		$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$		668		668		kHz	
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$		58°		58°					



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142M electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2142M			TLE2142AM			UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX			
V_{IO} Input offset voltage	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	25°C	220		1900	200		1500	μV		
		Full range	2600			2200					
α_{VIO} Temperature coefficient of input offset voltage		Full range	1.7			1.7			$\mu\text{V}/^\circ\text{C}$		
I_{IO} Input offset current		25°C	8		100	8		100	nA		
		Full range	200			200					
I_{IB} Input bias current		25°C	-0.8		-2	-0.8		-2	μA		
	Full range	-2.3			-2.3						
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2		0 to 3	-0.3 to 3.2	V			
		Full range	0 to 2.7	-0.3 to 2.9		0 to 2.7	-0.3 to 2.9				
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$ $I_{OH} = -1.5\text{ mA}$ $I_{OH} = -15\text{ mA}$ $I_{OH} = 100\ \mu\text{A}$ $I_{OH} = 1\text{ mA}$ $I_{OH} = 10\text{ mA}$	25°C	3.9		4.1	3.9		4.1	V		
			3.8		4	3.8		4			
		3.4		3.7		3.4		3.7			
		Full range			3.75			3.75			
		Full range			3.65			3.65			
		Full range			3.45			3.45			
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$ $I_{OL} = 1.5\text{ mA}$ $I_{OL} = 15\text{ mA}$ $I_{OL} = 100\ \mu\text{A}$ $I_{OL} = 1\text{ mA}$ $I_{OL} = 10\text{ mA}$	25°C	75		125	75		125	mV		
			150		225	150		225			
		1.2		1.4		1.2		1.4			
		Full range			200			200			
		Full range			250			250			
		Full range			1.25			1.25			
AVD Large-signal differential voltage amplification	$V_{IC} = \pm 2.5\text{ V}$, $V_O = 1\text{ V to } -1.5\text{ V}$ $R_L = 2\text{ k}\Omega$	25°C	50		220	50		220	V/mV		
		Full range	5			5					
r_i Input resistance		25°C	70			70			$\text{M}\Omega$		
c_i Input capacitance		25°C	2.5			2.5			pF		
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C	30			30			Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	85		118	85		118	dB		
		Full range	80			80					
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	90		106	90		106	dB		
		Full range	85			85					
I_{CC} Supply current	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ No load,	25°C	6.6		8.8	6.6		8.8	mA		
		Full range	9.2			9.2					

† Full range is -55°C to 125°C.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142M operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2142M			TLE2142AM			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $C_L = 500\text{ pF}$		45	45		V/ μs	
SR-	Negative slew rate			42				42
t_s	Settling time	$A_{VD} = -1$, 2.5-V step	To 0.1%	0.16		0.16	μs	
			To 0.01%	0.22				0.22
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15		15		nV/ $\sqrt{\text{Hz}}$	
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5		10.5			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48		0.48		μV	
		$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51		0.51			
I_n	Equivalent input noise current	$f = 10\text{ Hz}$	1.92		1.92		pA/ $\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$	0.5		0.5			
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $A_{VD} = 2$, $R_L = 2\text{ k}\Omega^\dagger$, $f = 10\text{ kHz}$	0.0052%		0.0052%			
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	5.9		5.9		MHz	
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$, $f = 100\text{ kHz}$	5.8		5.8		MHz	
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $A_{VD} = 1$, $R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	660		660		kHz	
ϕ_m	Phase margin	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	57°		57°			

$^\dagger R_L$ terminates at 2.5 V.



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2142M			TLE2142AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C		290	1200		275	750	μV	
		Full range			2000			1600		
α_{VIO} Temperature coefficient of input offset voltage		Full range		1.7			1.7		$\mu V/^\circ C$	
I_{IO} Input offset current		25°C		7	100		7	100	nA	
		Full range			250			250		
I_{IB} Input bias current		25°C		-0.7	-1.5		-0.7	-1.5	μA	
	Full range			-1.8			-1.8			
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-15 to 13	-15.3 to 13.2		-15 to 13	-15.3 to 13.2	V		
		Full range	-15 to 12.7	-15.3 to 12.9		-15 to 12.7	-15.3 to 12.9			
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150 \mu A$ $I_O = -1.5$ mA $I_O = -15$ mA $I_O = -100 \mu A$ $I_O = -1$ mA $I_O = -10$ mA	25°C		13.8	14.1		13.8	14.1	V	
				13.7	14		13.7	14		
				13.3	13.7		13.3	13.7		
		Full range		13.7			13.7			
				13.6			13.6			
				13.3			13.3			
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150 \mu A$ $I_O = 1.5$ mA $I_O = 15$ mA $I_O = 100 \mu A$ $I_O = 1$ mA $I_O = 10$ mA	25°C		-14.7	-14.9		-14.7	-14.9	V	
				-14.5	-14.8		-14.5	-14.8		
				-13.4	-13.8		-13.4	-13.8		
		Full range		-14.6			-14.6			
				-14.5			-14.5			
				-13.4			-13.4			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 2$ k Ω	25°C	100	450		100	450	V/mV		
		Full range	20			20				
r_i Input resistance		25°C		65		65		M Ω		
c_i Input capacitance		25°C		2.5		2.5		pF		
z_o Open-loop output impedance	$f = 1$ MHz	25°C		30		30		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50 \Omega$	25°C	85	108		85	108	dB		
		Full range	80			80				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	90	106		90	106	dB		
		Full range	85			85				
I_{OS} Short-circuit output current	$V_O = 0$	25°C	$V_{ID} = 1$ V	-25	-50		-25	-50	mA	
			$V_{ID} = -1$ V	20	31		20	31		
I_{CC} Supply current	$V_O = 0$, $V_{IC} = 2.5$ V	25°C	No load,		6.9	9		6.9	9	mA
				Full range			9.4			

† Full range is $-55^\circ C$ to $125^\circ C$.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142M operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2142M			TLE2142AM			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	R _L = 2 k Ω , C _L = 100 pF	A _{VD} = -1,	27	45	27	45	V/ μ s
SR-	Negative slew rate			27	42	27	42	
t _s	Settling time	A _{VD} = -1, 10-V step	To 0.1%	0.34	0.34	0.4	0.4	μ s
			To 0.01%	0.4	0.4			
V _n	Equivalent input noise voltage	R _S = 20 Ω , f = 10 Hz		15		15	nV/ $\sqrt{\text{Hz}}$	
		R _S = 20 Ω , f = 1 kHz		10.5		10.5		
V _{N(PP)}	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 1 Hz		0.48		0.48	μ V	
		f = 0.1 Hz to 10 Hz		0.51		0.51		
I _n	Equivalent input noise current	f = 10 Hz		1.89		1.89	pA/ $\sqrt{\text{Hz}}$	
		f = 1 kHz		0.47		0.47		
THD + N	Total harmonic distortion plus noise	V _{O(PP)} = 20 V, A _{VD} = 10,	R _L = 2 k Ω , f = 10 kHz	0.01%		0.01%		
B ₁	Unity-gain bandwidth	R _L = 2 k Ω , C _L = 100 pF		6		6	MHz	
	Gain-bandwidth product	R _L = 2 k Ω , f = 100 kHz		5.9		5.9	MHz	
B _{OM}	Maximum output-swing bandwidth	V _{O(PP)} = 20 V, A _{VD} = 1,	R _L = 2 k Ω , C _L = 100 pF	668		668	kHz	
ϕ_m	Phase margin at unity gain	R _L = 2 k Ω , C _L = 100 pF		58°		58°		



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144M electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2144M			TLE2144AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ $R_S = 50\ \Omega$	25°C	0.5		3.8	0.5		3	mV
		Full range			5.2			4.4	
α_{VIO} Temperature coefficient of input offset voltage		Full range	1.7			1.7			$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current		25°C	8		100	8		100	nA
		Full range			250			250	
I_{IB} Input bias current		25°C	-0.8		-2	-0.8		-2	μA
	Full range			-2.3			-2.3		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	25°C	0 to 3	-0.3 to 3.2		0 to 3	-0.3 to 3.2	V	
		Full range	0 to 2.7	-0.3 to 2.9		0 to 2.7	-0.3 to 2.9		
V_{OH} High-level output voltage	$I_{OH} = -150\ \mu\text{A}$ $I_{OH} = -1.5\text{ mA}$ $I_{OH} = -15\text{ mA}$ $I_{OH} = 100\ \mu\text{A}$ $I_{OH} = 1\text{ mA}$ $I_{OH} = 10\text{ mA}$	25°C	3.9		4.1	3.9		4.1	V
			3.8		4	3.8		4	
			3.4		3.7	3.4		3.7	
		Full range	3.75			3.75			
			3.65			3.65			
			3.45			3.45			
V_{OL} Low-level output voltage	$I_{OL} = 150\ \mu\text{A}$ $I_{OL} = 1.5\ \mu\text{A}$ $I_{OL} = 15\text{ mA}$ $I_{OL} = 100\ \mu\text{A}$ $I_{OL} = 1\text{ mA}$ $I_{OL} = 10\text{ mA}$	25°C	75		125	75		125	mV
			150		225	150		225	
			1.2		1.6	1.2		1.6	
		Full range	200			200			
			250			250			
			1.45			1.45			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = \pm 2.5\text{ V}$, $V_O = 1\text{ V to } -1.5\text{ V}$, $R_L = 2\text{ k}\Omega$	25°C	50	95		50	95	V/mV	
		Full range	5			5			
r_i Input resistance		25°C	70			70		M Ω	
c_i Input capacitance		25°C	2.5			2.5		pF	
z_o Open-loop output impedance	$f = 1\text{ MHz}$	25°C	30			30		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	25°C	85	118		85	118	dB	
		Full range	80			80			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\text{ V to } \pm 15\text{ V}$, $R_S = 50\ \Omega$	25°C	90	106		90	106	dB	
		Full range	85			85			
I_{CC} Supply current	$V_O = 2.5\text{ V}$, $V_{IC} = 2.5\text{ V}$ No load,	25°C	13.2	17.6		13.2	17.6	mA	
		Full range	18.4			18.4			

† Full range is -55°C to 125°C .



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144M operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2144M			TLE2144AM			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$A_{VD} = -1$, $R_L = 2\text{ k}\Omega^\dagger$		45	45		$\text{V}/\mu\text{s}$	
SR-	Negative slew rate	$C_L = 500\text{ pF}$		42	42			
t_s	Settling time	$A_{VD} = -1$, 2.5-V step	To 0.1%	0.16	0.16		μs	
			To 0.01%	0.22	0.22			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	15		15		$\text{nV}/\sqrt{\text{Hz}}$	
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$	10.5		10.5			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	0.48		0.48		μV	
		$f = 0.1\text{ Hz to }10\text{ Hz}$	0.51		0.51			
I_n	Equivalent input noise current	$f = 10\text{ Hz}$	1.92		1.92		$\text{pA}/\sqrt{\text{Hz}}$	
		$f = 1\text{ kHz}$	0.5		0.5			
THD + N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }3\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 2$, $f = 10\text{ kHz}$	0.0052%		0.0052%			
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	5.9		5.9		MHz	
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega^\dagger$, $f = 100\text{ kHz}$	5.8		5.8		MHz	
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $A_{VD} = 1$	660		660		kHz	
ϕ_m	Phase margin	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}$	57°		57°			

$^\dagger R_L$ terminates at 2.5 V



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144M electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2144M			TLE2144AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, R _S = 50 Ω	25°C	0.6 2.4			0.5 1.5			mV
		Full range	4			3.2			
α _{VIO} Temperature coefficient of input offset voltage		Full range	1.7			1.7			μV/°C
I _{IO} Input offset current		25°C	7 100			7 100			nA
		Full range	250			250			
I _{IB} Input bias current		25°C	-0.7 -1.5			-0.7 -1.5			μA
	Full range	-1.8			-1.8				
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	-15 to 13	-15.3 to 13.2	-15 to 13	-15.3 to 13.2	V		
		Full range	-15 to 12.7	-15.3 to 12.9	-15 to 12.7	-15.3 to 12.9			
V _{OM+} Maximum positive peak output voltage swing	I _O = -150 μA	25°C	13.8	14.1	13.8	14.1	V		
	I _O = -1.5 mA		13.7	14	13.7	14			
	I _O = -15 mA		13.1	13.7	13.1	13.7			
	I _O = -100 μA	Full range	13.7		13.7				
	I _O = -1 mA		13.6		13.6				
	I _O = -10 mA		13.1		13.1				
V _{OM-} Maximum negative peak output voltage swing	I _O = 150 μA	25°C	-14.7	-14.9	-14.7	-14.9	V		
	I _O = 1.5 mA		-14.5	-14.8	-14.5	-14.8			
	I _O = 15 mA		-13.4	-13.8	-13.4	-13.8			
	I _O = 100 μA	Full range	-14.6		-14.6				
	I _O = 1 mA		-14.5		-14.5				
	I _O = 10 mA		-13.4		-13.4				
A _{VD} Large-signal differential voltage amplification	V _O = ±10 V, R _L = 2 kΩ	25°C	100	170	100	170	V/mV		
		Full range	20						
r _i Input resistance		25°C	65			MΩ			
c _i Input capacitance		25°C	2.5			pF			
z _o Open-loop output impedance	f = 1 MHz	25°C	30			Ω			
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	85	108	85	108	dB		
		Full range	80						
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} / ΔV _{IO})	V _{CC±} = ±2.5 V to ±15 V, R _S = 50 Ω	25°C	90	106	90	106	dB		
		Full range	85						
I _{OS} Short-circuit output current	V _O = 0	25°C	V _{ID} = 1 V	-25	-50	-25	-50	mA	
			V _{ID} = -1 V	20	31	20	31		
I _{CC} Supply current	V _O = 0, V _{IC} = 2.5 V	25°C	13.8 18		13.8 18		mA		
			Full range	18.8		18.8			

† Full range is -55°C to 125°C

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144M operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2144M			TLE2144AM			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR+	Positive slew rate	$R_L = 2\text{ k}\Omega$ $C_L = 100\text{ pF}$	$A_{VD} = -1$	27	45	27	45	V/ μs
SR-	Negative slew rate			27	42	27	42	
t_s	Settling time	$A_{VD} = -1$ 10-V step	To 0.1%	0.34		0.34		μs
			To 0.01%	.4		.4		
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$	$f = 10\text{ Hz}$	15		15		nV/ $\sqrt{\text{Hz}}$
		$R_S = 20\ \Omega$	$f = 1\text{ kHz}$	10.5		10.5		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$		0.48		0.48		μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$		0.51		0.51		
I_n	Equivalent input noise current	$f = 10\text{ Hz}$		1.89		1.89		pA/ $\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$		0.47		0.47		
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$ $A_{VD} = 10$	$R_L = 2\text{ k}\Omega$ $f = 10\text{ kHz}$	0.01%		0.01%		
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$	$C_L = 100\text{ pF}$	6		6		MHz
	Gain-bandwidth product	$R_L = 2\text{ k}\Omega$ $f = 100\text{ kHz}$	$C_L = 100\text{ pF}$	5.9		5.9		MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$ $A_{VD} = 1$	$R_L = 2\text{ k}\Omega$ $C_L = 100\text{ pF}$	668		668		kHz
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$	$C_L = 100\text{ pF}$	58°		58°		



TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS
 SLOS183 – FEBRUARY 1997

TLE2141Y electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2141Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$, $V_O = 0$		200	1000	μV
I_{IO} Input offset current			7	100	nA
I_{IB} Input bias current			-0.7	-1.5	μA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	-15 to 13	-15.3 to 13.2		V
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150\ \mu\text{A}$	13.8	14.1		V
	$I_O = -1.5\ \text{mA}$	13.7	14		
	$I_O = -15\ \text{mA}$	13.3	13.7		
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150\ \mu\text{A}$	-14.7	-14.9		V
	$I_O = 1.5\ \text{mA}$	-14.5	-14.8		
	$I_O = 15\ \text{mA}$	-13.4	-13.8		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$, $R_L = 2\ \text{k}\Omega$	100	450		V/mV
r_i Input resistance			65		M Ω
c_i Input capacitance			2.5		pF
z_o Open-loop output impedance	$f = 1\ \text{MHz}$		30		Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	80	108		dB
kSVR Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V}$ to $\pm 15\ \text{V}$, $R_S = 50\ \Omega$	85	106		dB
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	-25	-50	mA
		$V_{ID} = -1\ \text{V}$	20	31	
I_{CC} Supply current	$V_O = 0$, No load		3.5	4.5	mA

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2142Y electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2142Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$, $V_O = 0$	150	875		μV
I_{IO} Input offset current		7	100		nA
I_{IB} Input bias current		-0.7	-1.5		μA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	-15 to 13	-15.3 to 13.2		V
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150\ \mu\text{A}$	13.8	14.1		V
	$I_O = -1.5\ \text{mA}$	13.7	14		
	$I_O = -15\ \text{mA}$	13.3	13.7		
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150\ \mu\text{A}$	-14.7	-14.9		V
	$I_O = 1.5\ \text{mA}$	-14.5	-14.8		
	$I_O = 15\ \text{mA}$	-13.4	-13.8		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$, $R_L = 2\ \text{k}\Omega$	100	450		V/mV
r_i Input resistance			65		M Ω
c_i Input capacitance			2.5		pF
z_o Open-loop output impedance	$f = 1\ \text{MHz}$		30		Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	80	108		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V}$ to $\pm 15\ \text{V}$, $R_S = 50\ \Omega$	85	106		dB
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	-25	-50	mA
		$V_{ID} = -1\ \text{V}$	20	31	
I_{CC} Supply current	$V_O = 0$, No load		6.9	9	mA



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TLE2144Y electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2144Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	0.3	1.8		mV
I_{IO} Input offset current		7	100		nA
I_{IB} Input bias current		-0.7	-1.5		μA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	-15 to 13	-15.3 to 13.2		V
V_{OM+} Maximum positive peak output voltage swing	$I_O = -150\ \mu\text{A}$	13.8	14.1		V
	$I_O = -1.5\ \text{mA}$	13.7	14		
	$I_O = -15\ \text{mA}$	13.3	13.7		
V_{OM-} Maximum negative peak output voltage swing	$I_O = 150\ \mu\text{A}$	-14.7	-14.9		V
	$I_O = 1.5\ \text{mA}$	-14.5	-14.8		
	$I_O = 15\ \text{mA}$	-13.4	-13.8		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$, $R_L = 2\ \text{k}\Omega$	100	450		V/mV
r_i Input resistance			65		$\text{M}\Omega$
c_i Input capacitance			2.5		pF
z_o Open-loop output impedance	$f = 1\ \text{MHz}$		30		Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $R_S = 50\ \Omega$	80	108		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 2.5\ \text{V}$ to $\pm 15\ \text{V}$, $R_S = 50\ \Omega$	85	106		dB
I_{OS} Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	-25	-50	mA
		$V_{ID} = -1\ \text{V}$	20	31	
I_{CC} Supply current	$V_O = 0$, No load		13.8	18	mA

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	1, 2, 3
I_{IO}	Input offset current	vs Free-air temperature	4
I_{IB}	Input bias current	vs Common-mode input voltage	5
		vs Free-air temperature	6
V_{OM+}	Maximum positive peak output voltage	vs Supply voltage	7
		vs Free-air temperature	8
		vs Output current	9
		vs Settling time	11
V_{OM-}	Maximum negative peak output voltage	vs Supply voltage	7
		vs Free-air temperature	8
		vs Output current	10
		vs Settling time	11
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	12
V_{OH}	High-level output voltage	vs Output current	13
V_{OL}	Low-level output voltage	vs Output current	14
A_{VD}	Large-signal differential voltage amplification	vs Frequency	15
		vs Free-air temperature	16
z_o	Closed loop output impedance	vs Frequency	17
I_{OS}	Short-circuit output current	vs Free-air temperature	18
$CMRR$	Common-mode rejection ratio	vs Frequency	19
		vs Free-air temperature	20
k_{SVR}	Supply-voltage rejection ratio	vs Frequency	21
		vs Free-air temperature	22
I_{CC}	Supply current	vs Supply voltage	23
		vs Free-air temperature	24
V_n	Equivalent input noise voltage	vs Frequency	25
V_n	Input noise voltage	Over a 10-second period	26
I_n	Noise current	vs Frequency	27
$THD + N$	Total harmonic distortion plus noise	vs Frequency	28
SR	Slew rate	vs Free-air temperature	29
		vs Load capacitance	30
Pulse response	Noninverting large signal	vs Time	31
	Inverting large signal	vs Time	32
	Small signal	vs Time	33
B_1	Unity-gain bandwidth	vs Load capacitance	34
	Gain margin	vs Load capacitance	35
ϕ_m	Phase margin	vs Load capacitance	36
	Phase shift	vs Frequency	15



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

TLE2141
 DISTRIBUTION OF
 INPUT OFFSET VOLTAGE




Figure 1

TLE2142
 DISTRIBUTION OF
 INPUT OFFSET VOLTAGE




Figure 2

TLE2144
 DISTRIBUTION OF
 INPUT OFFSET VOLTAGE




Figure 3

INPUT OFFSET CURRENT†
 vs
 FREE-AIR TEMPERATURE








Figure 4

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS

MAXIMUM POSITIVE PEAK
 OUTPUT VOLTAGE†
 vs
 OUTPUT CURRENT




Figure 9

MAXIMUM NEGATIVE PEAK
 OUTPUT VOLTAGE†
 vs
 OUTPUT CURRENT




Figure 10

MAXIMUM PEAK OUTPUT VOLTAGE
 vs
 SETTLING TIME




Figure 11

MAXIMUM PEAK-TO-PEAK
 OUTPUT VOLTAGE†
 vs
 FREQUENCY




Figure 12

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE†
vs
OUTPUT CURRENT




Figure 13

LOW-LEVEL OUTPUT VOLTAGE†
vs
OUTPUT CURRENT




Figure 14

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY




Figure 15

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION†
 vs
 FREE-AIR TEMPERATURE




Figure 16

CLOSED-LOOP OUTPUT IMPEDANCE
 vs
 FREQUENCY




Figure 17

SHORT-CIRCUIT OUTPUT CURRENT†
 vs
 FREE-AIR TEMPERATURE




Figure 18

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

COMMON-MODE REJECTION RATIO
vs
FREQUENCY




Figure 19

COMMON-MODE REJECTION RATIO†
vs
FREE-AIR TEMPERATURE




Figure 20

SUPPLY-VOLTAGE REJECTION RATIO
vs
FREQUENCY




Figure 21

SUPPLY-VOLTAGE REJECTION RATIO†
vs
FREE-AIR TEMPERATURE




Figure 22

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS




Figure 23




Figure 24




Figure 25




Figure 26

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLE214x, TLE214xA, TLE214xY
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION OPERATIONAL AMPLIFIERS

SLOS183 – FEBRUARY 1997

TYPICAL CHARACTERISTICS




Figure 27




Figure 28




Figure 29




Figure 30

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

NONINVERTING
 LARGE-SIGNAL
 PULSE RESPONSE†




Figure 31

INVERTING
 LARGE-SIGNAL
 PULSE RESPONSE†




Figure 32

SMALL-SIGNAL
 PULSE RESPONSE




Figure 33

UNITY-GAIN BANDWIDTH†
 vs
 LOAD CAPACITANCE






Figure 34

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

APPLICATION INFORMATION

input offset voltage nulling

The TLE2141 series offers external null pins that can be used to further reduce the input offset voltage. If this feature is desired, connect the circuit of Figure 37 as shown. If external nulling is not needed, the null pins may be left unconnected.




Figure 37. Input Offset Voltage Null Circuit

TLE2161, TLE2161A, TLE2161B EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μ POWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996


- **Excellent Output Drive Capability**
 $V_O = \pm 2.5$ V Min at $R_L = 100 \Omega$,
 $V_{CC\pm} = \pm 5$ V
 $V_O = \pm 12.5$ V Min at $R_L = 600 \Omega$,
 $V_{CC\pm} = \pm 15$ V
- **Low Supply Current . . . 280 μ A Typ**
- **Decompensated for High Slew Rate and Gain-Bandwidth Product**
 $A_{VD} = 0.5$ Min
 Slew Rate = 10 V/ μ s Typ
 Gain-Bandwidth Product = 6.5 MHz Typ
- **Wide Operating Supply Voltage Range**
 $V_{CC\pm} = \pm 3.5$ V to ± 18 V
- **High Open-Loop Gain . . . 280 V/mV Typ**
- **Low Offset Voltage . . . 500 μ V Max**
- **Low Offset Voltage Drift With Time**
 0.04 μ V/Month Typ
- **Low Input Bias Current . . . 5 pA Typ**

description

The TLE2161, TLE2161A, and TLE2161B are JFET-input, low-power, precision operational amplifiers manufactured using the Texas Instruments Excalibur process. Decompensated for stability with a minimum closed-loop gain of 5, these devices combine outstanding output drive capability with low power consumption, excellent dc precision, and high gain-bandwidth product.

In addition to maintaining the traditional JFET advantages of fast slew rates and low input bias and offset currents, the Excalibur process offers outstanding parametric stability over time and temperature. This results in a device that remains precise even with changes in temperature and over years of use.

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE**



AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGE			
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0°C to 70°C	500 μ V 1.5 mV 3 mV	— TLE2161ACD TLE2161CD	— — —	— — —	TLE2161BCP TLE2161ACP TLE2161CP
-40°C to 85°C	500 μ V 1.5 mV 3 mV	— TLE2161AID TLE2161ID	— — —	— — —	TLE2161BIP TLE2161AIP TLE2161IP
-55°C to 125°C	500 μ V 1.5 mV 3 mV	— TLE2161AMD TLE2161MD	— TLE2161AMFK TLE2161MFK	TLE2161BMJG TLE2161AMJG TLE2161MJG	TLE2161BMP TLE2161AMP TLE2161MP



The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2161ACDR).

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

description (continued)


A variety of available options includes small-outline packages and chip-carrier versions for high-density system applications.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.



NC – No internal connection

equivalent schematic



All component values are nominal.

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	19 V
Supply voltage, V_{CC-}	– 19 V
Differential input voltage, V_{ID} (see Note 2)	± 38 V
Input voltage range, V_I (any input)	$V_{CC±}$
Input current, I_I (each input)	± 1 mA
Output current, I_O	± 80 mA
Total current into V_{CC+}	80 mA
Total current out of V_{CC-}	80 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	– 40°C to 85°C
M suffix	– 55°C to 125°C
Storage temperature range, T_{stg}	– 65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60seconds: JG package	300°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The output may be shorted to either supply. Temperature and /or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW

recommended operating conditions

		C SUFFIX		I SUFFIX		M SUFFIX		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{CC±}$		±3.5	±18	±3.5	±18	+3.5	±18	V
Common-mode input voltage, V_{IC}	$V_{CC±} = ± 5\text{ V}$	–1.6	4	–1.6	4	–1.6	4	V
	$V_{CC±} = ± 15\text{ V}$	–11	13	–11	13	–11	13	
Operating free-air temperature, T_A		0	70	–40	85	–55	125	°C

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2161C, TLE2161AC TLE2161BC			UNIT
				MIN	TYP	MAX	
V_{IO} Input offset voltage	TLE2161C	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	0.8	3.1	mV	
			Full range	4			
			25°C	0.6	2.6		
	TLE2161AC		Full range	3.5			
			25°C	0.5	1.9		
			Full range	2.4			
	TLE2161BC		Full range	6			
			25°C	0.04			
			Full range	1			
αV_{IO} Temperature coefficient of input offset voltage	Input offset voltage long-term drift (see Note 4)	25°C	0.04		$\mu\text{V}/\text{mo}$		
		Full range	3				
		Full range	2				
I_{IO} Input offset current			25°C	1	pA		
I_{IB} Input bias current			Full range	0.8		nA	
			25°C	3		pA	
I_{IB} Input bias current			Full range	2		nA	
			25°C	-1.6 to 4	-2 to 6	V	
V_{ICR} Common-mode input voltage range			Full range	-1.6 to 4		V	
			25°C	3.5	3.7	V	
V_{OM+} Maximum positive peak output voltage swing	$R_L = 10\ \text{k}\Omega$		Full range	3.3			
			$R_L = 100\ \Omega$	25°C	2.5		3.1
				Full range	2		
V_{OM-} Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$		25°C	-3.7	-3.9	V	
			$R_L = 100\ \Omega$	Full range	-3.3		
				25°C	-2.5		-2.7
V_{OM-} Maximum negative peak output voltage swing	$R_L = 100\ \Omega$		Full range	-2			
			$V_O = \pm 2.8\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	15	80	V/mV
				Full range	2		
$V_O = 0\ \text{to}\ 2\ \text{V}, R_L = 100\ \Omega$	25°C	0.75	45				
	Full range	0.5					
$V_O = 0\ \text{to}\ -2\ \text{V}, R_L = 100\ \Omega$	25°C	0.5	3				
	Full range	0.25					
r_i Input resistance			25°C	10 ¹²		Ω	
c_i Input capacitance			25°C	4		pF	
Z_o Open-loop output impedance		$I_O = 0$	25°C	280		Ω	
CMRR Common-mode rejection ratio		$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	65	82	dB	
			Full range	65			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)		$V_{CC\pm} = \pm 5\ \text{V}\ \text{to}\ \pm 15\ \text{V}, R_S = 50\ \Omega$	25°C	75	93	dB	
			Full range	75			
I_{CC} Supply current		$V_O = 0, \text{ No load}$	25°C	280	325	μA	
			Full range	350			
ΔI_{CC} Supply-current change over operating temperature range			Full range	29		μA	

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2161C, TLE2161AC TLE2161BC			UNIT
			MIN	TYP	MAX	
SR Slew rate (see Figure 1)	$A_{VD} = 5, \quad R_L = 10 \text{ k}\Omega, \quad C_L = 100 \text{ pF}$	25°C	7	10		V/μs
		Full range	5			
V_n Equivalent input noise voltage (see Figure 2)	$R_S = 20 \Omega, \quad f = 10 \text{ Hz}$	25°C		59	100	nV/√Hz
	$R_S = 20 \Omega, \quad f = 1 \text{ kHz}$			43	60	
$V_n(PP)$ Peak-to-peak equivalent input noise voltage	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C		1.1		μV
I_n Equivalent input noise current	$f = 1 \text{ kHz}$	25°C		1		fA/√Hz
THD Total harmonic distortion	$V_{O(PP)} = 2 \text{ V}, \quad A_{VD} = 5, \quad f = 10 \text{ kHz}, \quad R_L = 10 \text{ k}\Omega$	25°C	0.025%			
Gain-bandwidth product (see Figure 3)	$f = 100 \text{ kHz}, \quad R_L = 10 \text{ k}\Omega, \quad C_L = 100 \text{ pF}$	25°C	5.8			MHz
	$f = 100 \text{ kHz}, \quad R_L = 100 \text{ k}\Omega, \quad C_L = 100 \text{ pF}$		4.3			
t_s Settling time	$\epsilon = 0.1\%$	25°C	5			μs
	$\epsilon = 0.01\%$		10			
BOM Maximum output-swing bandwidth	$A_{VD} = 5, \quad R_L = 10 \text{ k}\Omega$	25°C	420			kHz
ϕ_m Phase margin (see Figure 3)	$A_{VD} = 5, \quad R_L = 10 \text{ k}\Omega, \quad C_L = 100 \text{ pF}$	25°C	70°			
	$A_{VD} = 5, \quad R_L = 100 \Omega, \quad C_L = 100 \text{ pF}$		84°			

† Full range is 0°C to 70°C.



TLE2161, TLE2161A, TLE2161B

EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE

μPOWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T _A †	TLE2161C, TLE2161AC TLE2161BC			UNIT
				MIN	TYP	MAX	
V _{IO}	Input offset voltage	V _{IC} = 0, R _S = 50 Ω	25°C	TLE2161C		0.6	3
				Full range		3.9	
			25°C	TLE2161AC		0.5	1.5
				Full range		2.5	
			25°C	TLE2161BC		0.3	0.5
				Full range		1	
α _{VIO}	Temperature coefficient of input offset voltage	V _{IC} = 0, R _S = 50 Ω	Full range	6		μV/°C	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		μV/mo	
I _{IO}	Input offset current		25°C	2		pA	
			Full range	1		nA	
I _{IB}	Input bias current		25°C	4		pA	
			Full range	3		nA	
V _{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V _{OM+}	Maximum positive peak output voltage swing	R _L = 10 kΩ	25°C	13.2	13.7	V	
			Full range	13			
		R _L = 600 Ω	25°C	12.5	13.2		
			Full range	12			
V _{OM-}	Maximum negative peak output voltage swing	R _L = 10 kΩ	25°C	-13.2	-13.7	V	
			Full range	-13			
		R _L = 600 Ω	25°C	-12.5	-13		
			Full range	-12			
A _{VD}	Large-signal differential voltage amplification	V _O = ±10 V, R _L = 10 kΩ	25°C	30	230	V/mV	
			Full range	20			
		V _O = 0 to 8 V, R _L = 600 Ω	25°C	25	100		
			Full range	10			
		V _O = 0 to -8 V, R _L = 600 Ω	25°C	3	25		
			Full range	1			
r _i	Input resistance		25°C	10 ¹²		Ω	
c _i	Input capacitance		25°C	4		pF	
z _o	Open-loop output impedance	I _O = 0	25°C	280		Ω	
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	72	90	dB	
			Full range	70			
k _{SVR}	Supply-voltage rejection ratio (ΔV _{CC±} / ΔV _{IO})	V _{CC±} = ±5 V to ±15 V, R _S = 50 Ω	25°C	75	93	dB	
			Full range	75			
I _{CC}	Supply current	VO = 0, No load	25°C	290	350	μA	
			Full range	375			
ΔI _{CC}	Supply-current change over operating temperature range		Full range	34		μA	

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2161C, TLE2161AC TLE2161BC			UNIT
			MIN	TYP	MAX	
SR	Slew rate (see Figure 1)	$A_{VD} = 5$, $R_L = 10$ kΩ, $C_L = 100$ pF	25°C	7	10	V/μs
			Full range	5		
V_n	Equivalent input noise voltage (see Figure 2)	$R_S = 20$ Ω, $f = 10$ Hz	25°C	70	100	nV/√Hz
				$R_S = 20$ Ω, $f = 1$ kHz	40	
$V_n(PP)$	Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C	1.1		μV
I_n	Equivalent input noise current	$f = 1$ kHz	25°C	1.1		fA/√Hz
THD	Total harmonic distortion	$V_{O(PP)} = 2$ V, $A_{VD} = 5$, $R_L = 10$ kΩ, $f = 10$ kHz,	25°C	0.025%		
	Gain-bandwidth product (see Figure 3)	$f = 100$ kHz, $R_L = 10$ kΩ, $C_L = 100$ pF	25°C	6.4		MHz
		$f = 100$ kHz, $R_L = 600$ Ω, $C_L = 100$ pF		5.6		
t_s	Settling time	$\epsilon = 0.1\%$	25°C	5		μs
		$\epsilon = 0.01\%$		10		
BOM	Maximum output-swing bandwidth	$A_{VD} = 5$, $R_L = 10$ kΩ	25°C	116		kHz
ϕ_m	Phase margin (see Figure 3)	$A_{VD} = 5$, $R_L = 10$ kΩ, $C_L = 100$ pF	25°C	72°		
		$A_{VD} = 5$, $R_L = 600$ Ω, $C_L = 100$ pF		78°		

† Full range is 0°C to 70°C.

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2161I, TLE2161AI TLE2161BI			UNIT			
				MIN	TYP	MAX				
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	0.8		3.1	mV			
				Full range				4.4		
			25°C	0.6		2.6		Full range	3.9	
				0.5		1.9			2.7	
			α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	Full range		6		$\mu\text{V}/^\circ\text{C}$
			Input offset voltage long-term drift (see Note 4)			25°C		0.04		$\mu\text{V}/\text{mo}$
I_{IO}	Input offset current	25°C	1			pA				
I_{IB}	Input bias current	$V_{IC} = 0, R_S = 50\ \Omega$	Full range	2		nA				
			25°C	3		pA				
I_{IB}	Input bias current	$V_{IC} = 0, R_S = 50\ \Omega$	Full range	4		nA				
			25°C	4		nA				
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V				
			Full range	-1.6 to 4						
V_{OM+}	Maximum positive peak output voltage	$R_L = 10\ \text{k}\Omega$	25°C	3.5	3.7	V				
			Full range				3.1			
		$R_L = 100\ \Omega$	25°C	2.5	3.1					
			Full range				2			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C	-3.7	-3.9	V				
			Full range				-3.1			
		$R_L = 100\ \Omega$	25°C	-2.5	-2.7					
			Full range				-2			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8\ \text{V}, R_L = 10\ \text{k}\Omega$	25°C	15	80	V/mV				
			Full range				2			
		$V_O = 0\ \text{to}\ 2\ \text{V}, R_L = 100\ \Omega$	25°C	0.75	45					
			Full range				0.5			
		$V_O = 0\ \text{to}\ -2\ \text{V}, R_L = 100\ \Omega$	25°C	0.5	3					
			Full range				0.25			
r_i	Input resistance		25°C	10^{12}		Ω				
c_i	Input capacitance		25°C	4		pF				
Z_o	Open-loop output impedance	$I_O = 0$	25°C	280		Ω				
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	65	82	dB				
			Full range				65			
KSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V to } \pm 15\ \text{V}, R_S = 50\ \Omega$	25°C	75	93	dB				
			Full range				65			
I_{CC}	Supply current	$V_O = 0, \text{ No load}$	25°C	280	325	μA				
			Full range				350			
ΔI_{CC}	Supply-current change over operating temperature range	$V_O = 0, \text{ No load}$	Full range	29		μA				

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2161, TLE2161A TLE2161BI			UNIT
			MIN	TYP	MAX	
SR Slew rate (see Figure 1)	$A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	7	10		V/ μ s
		Full range	5			
V_n Equivalent input noise voltage (see Figure 2)	$R_S = 20 \Omega, f = 10 \text{ Hz}$	25°C		59	100	nV/ $\sqrt{\text{Hz}}$
	$R_S = 20 \Omega, f = 1 \text{ kHz}$			43	60	
$V_n(\text{PP})$ Peak-to-peak equivalent input noise voltage	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C		1.1		μ V
I_n Equivalent input noise current	$f = 1 \text{ kHz}$	25°C		1		fA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$V_{O(\text{PP})} = 2 \text{ V}, A_{VD} = 5, f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$	25°C	0.025%			
Gain-bandwidth product (see Figure 3)	$f = 100 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	5.8			MHz
	$f = 100 \text{ kHz}, R_L = 100 \Omega, C_L = 100 \text{ pF}$		4.3			
t_s Settling time	$\epsilon = 0.1\%$	25°C	5			μ s
	$\epsilon = 0.01\%$		10			
BOM Maximum output-swing bandwidth	$A_{VD} = 5, R_L = 10 \text{ k}\Omega$	25°C	420			kHz
ϕ_m Phase margin (see Figure 3)	$A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	70°			
	$A_{VD} = 5, R_L = 100 \Omega, C_L = 100 \text{ pF}$		84°			

† Full range is – 40°C to 85°C.

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2161, TLE2161A TLE2161B			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.6	3	mV	
			Full range		4.3		
			25°C	0.5	1.5		
			Full range		2.9		
			25°C	0.3	0.5		
			Full range		1.3		
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	Full range	6		$\mu V/^\circ C$	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu V/mo$	
I_{IO}	Input offset current	$V_{IC} = 0, R_S = 50 \Omega$	25°C	2		pA	
			Full range		3	nA	
I_{IB}	Input bias current	$V_{IC} = 0, R_S = 50 \Omega$	25°C	4		pA	
			Full range		5	nA	
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	13.2	13.7	V	
			Full range	13			
		$R_L = 600 \Omega$	25°C	12.5	13.2		
			Full range	12			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 k\Omega$	25°C	-13.2	-13.7	V	
			Full range	-13			
		$R_L = 600 \Omega$	25°C	-12.5	-13		
			Full range	-12			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	30	230	V/mV	
			Full range	20			
		$V_O = 0$ to 8 V, $R_L = 600 \Omega$	25°C	25	100		
			Full range	10			
		$V_O = 0$ to -8 V, $R_L = 600 \Omega$	25°C	3	25		
			Full range	1			
r_i	Input resistance		25°C	10 ¹²	Ω		
c_i	Input capacitance		25°C	4	pF		
z_o	Open-loop output impedance	$I_O = 0$	25°C	280	Ω		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	72	90	dB	
			Full range	65			
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	65			
I_{CC}	Supply current	$V_O = 0, \text{ No load}$	25°C	290	350	μA	
			Full range		375		
ΔI_{CC}	Supply-current change over operating temperature range	$V_O = 0, \text{ No load}$	Full range	34	μA		

† Full range is -40°C to 85°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
 SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2161, TLE2161A TLE2161B			UNIT
			MIN	TYP	MAX	
SR	Slew rate (see Figure 1) $A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	7	10		V/ μ s
		Full range	5			
V_n	Equivalent input noise voltage (see Figure 2) $R_S = 20 \Omega, f = 10 \text{ Hz}$ $R_S = 20 \Omega, f = 1 \text{ kHz}$	25°C		70	100	nV/ $\sqrt{\text{Hz}}$
				40	60	
$V_{n(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C		1.1		μ V
I_n	Equivalent input noise current $f = 1 \text{ kHz}$	25°C		1.1		fA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion $V_{O(PP)} = 2 \text{ V}, A_{VD} = 5, f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$	25°C		0.025%		
	Gain-bandwidth product (see Figure 3) $f = 100 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$ $f = 100 \text{ kHz}, R_L = 600 \Omega, C_L = 100 \text{ pF}$	25°C		6.4		MHz
				5.6		
t_s	Settling time $\epsilon = 0.1\%$ $\epsilon = 0.01\%$	25°C		5		μ s
				10		
BOM	Maximum output-swing bandwidth $A_{VD} = 5, R_L = 10 \text{ k}\Omega$	25°C		116		kHz
ϕ_m	Phase margin (see Figure 3) $A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$ $A_{VD} = 5, R_L = 600 \Omega, C_L = 100 \text{ pF}$	25°C		72°		
				78°		

† Full range is – 40°C to 85°C.

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2161M TLE2161AM TLE2161BM			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	25°C	0.8	3.1	mV	
			Full range		6		
			25°C	0.6	2.6		
			Full range		4.6		
			25°C	0.5	1.9		
			Full range		3.1		
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega$	Full range	6		$\mu\text{V}/^\circ\text{C}$	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu\text{V}/\text{mo}$	
I_{IO}	Input offset current		25°C	1		pA	
			Full range		15	nA	
I_{IB}	Input bias current		25°C	3		pA	
			Full range		30	nA	
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6	V	
			Full range	-1.6 to 4		V	
V_{OM+}	Maximum positive peak output voltage swing	All packages	25°C	3.5	3.7	V	
			Full range	3			
		FK and JG packages	25°C	2.5	3.6	V	
			Full range	2			
		D and P packages	25°C	2.5	3.1	V	
			Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	All packages	25°C	-3.7	-3.9	V	
			Full range	-3			
		FK and JG packages	25°C	-2.5	-3.5	V	
			Full range	-2			
		D and P packages	25°C	-2.5	-2.7	V	
			Full range	-2			
A_{VD}	Large-signal differential voltage amplification	All packages	25°C	15	80	V/mV	
			Full range	2			
		FK and JG packages	$V_0 = 0\text{ to }2.5\text{ V}, R_L = 600\ \Omega$	25°C	1		65
				Full range	0.5		
			$V_0 = 0\text{ to }-2.5\text{ V}, R_L = 600\ \Omega$	25°C	1		16
				Full range	0.5		
		D and P packages	$V_0 = 0\text{ to }2\text{ V}, R_L = 100\ \Omega$	25°C	0.75		45
				Full range	0.5		
			$V_0 = 0\text{ to }-2\text{ V}, R_L = 100\ \Omega$	25°C	0.5		3
				Full range	0.25		

† Full range is -55°C to 125°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm = \pm 5\text{ V}$ (unless otherwise noted continued)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2161M TLE2161AM TLE2161BM			UNIT
			MIN	TYP	MAX	
r_i Input resistance		25°C	10 ¹²			Ω
c_i Input capacitance		25°C	4			pF
z_o Open-loop output impedance	$I_O = 0$	25°C	280			Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50\ \Omega$	25°C	65	82		dB
		Full range	60			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\text{ V to } \pm 15\text{ V}, R_S = 50\ \Omega$	25°C	75	93		dB
		Full range	65			
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	280	325		μA
		Full range	350			
ΔI_{CC} Supply-current change over operating temperature range		Full range	39			μA

† Full range is -55°C to 125°C .

operating characteristics, $V_{CC} \pm = \pm 5\text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2161M TLE2161AM TLE2161BM			UNIT
		MIN	TYP	MAX	
SR Slew rate (see Figure 1)	$A_{VD} = 5, R_L = 10\ \text{k}\Omega, C_L = 100\ \text{pF}$	10			$\text{V}/\mu\text{s}$
V_n Equivalent input noise voltage (see Figure 2)	$R_S = 20\ \Omega, f = 10\ \text{Hz}$	59			$n\text{V}/\sqrt{\text{Hz}}$
	$R_S = 20\ \Omega, f = 1\ \text{kHz}$	43			
$V_n(PP)$ Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{Hz to } 10\ \text{Hz}$	1.1			μV
I_n Equivalent input noise current	$f = 1\ \text{kHz}$	1			$\text{fA}/\sqrt{\text{Hz}}$
THD Total harmonic distortion	$A_{VD} = 5, V_O(PP) = 2\ \text{V}, f = 10\ \text{kHz}, R_L = 10\ \text{k}\Omega$	0.025%			
Gain-bandwidth product (see Figure 3)	$f = 100\ \text{kHz}, R_L = 10\ \text{k}\Omega, C_L = 100\ \text{pF}$	5.8			MHz
	$f = 100\ \text{kHz}, R_L = 600\ \text{k}\Omega, C_L = 100\ \text{pF}$	4.3			
t_s Settling time	$\epsilon = 0.1\%$	5			μs
	$\epsilon = 0.01\%$	10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 5, R_L = 10\ \text{k}\Omega$	420			kHz
ϕ_m Phase margin (see Figure 3)	$A_{VD} = 5, R_L = 10\ \text{k}\Omega, C_L = 100\ \text{pF}$	70°			
	$A_{VD} = 5, R_L = 600\ \Omega, C_L = 100\ \text{pF}$	84°			

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	TLE2161M TLE2161AM TLE2161BM			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.6	3	mV	
			Full range		6		
			25°C	0.5	1.5		
			Full range		3.6		
			25°C	0.3	0.5		
			Full range		1.7		
αV_{IO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	Full range	6		$\mu V/^\circ C$	
	Input offset voltage long-term drift (see Note 4)		25°C	0.04		$\mu V/mo$	
			25°C	2		pA	
I_{IO}	Input offset current	$V_{IC} = 0, R_S = 50 \Omega$	Full range		20	nA	
			25°C	4		pA	
			Full range		40	nA	
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16	V	
			Full range	-11 to 13		V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10 k\Omega$	25°C	13.2	13.7	V	
			Full range	12.5			
		$R_L = 600 \Omega$	25°C	12.5	13.2		
			Full range	12			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10 k\Omega$	25°C	-13.2	-13.7	V	
			Full range	-12.5			
		$R_L = 600 \Omega$	25°C	-12.5	-13		
			Full range	-12			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10 k\Omega$	25°C	30	230	V/mV	
			Full range	20			
		$V_O = 0$ to 8 V, $R_L = 600 \Omega$	25°C	25	100		
			Full range	7			
		$V_O = 0$ to -8 V, $R_L = 600 \Omega$	25°C	3	25		
			Full range	1			
r_i	Input resistance		25°C		10^{12}	Ω	
c_i	Input capacitance		25°C		4	pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C		280	Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	72	90	dB	
			Full range	65			
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93	dB	
			Full range	65			
I_{CC}	Supply current	$V_O = 0, \text{ No load}$	25°C	290	350	μA	
			Full range		375		
ΔI_{CC}	Supply-current change over operating temperature range		Full range	46		μA	

† Full range is -55°C to 125°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.




TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2161M TLE2161AM TLE2161BM			UNIT
			MIN	TYP	MAX	
SR Slew rate (see Figure 1)	$A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	7	10		V/ μ s
		Full range	5			
V_n Equivalent input noise voltage (see Figure 2)	$R_S = 20 \Omega, f = 10 \text{ Hz}$	25°C	70			nV/ $\sqrt{\text{Hz}}$
	$R_S = 20 \Omega, f = 1 \text{ kHz}$		40			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C	1.1			μ V
I_n Equivalent input noise current	$f = 1 \text{ Hz}$	25°C	1.1			fA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$V_{O(PP)} = 2 \text{ V}, A_{VD} = 5, f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$	25°C	0.025%			
Gain-bandwidth product (see Figure 3)	$f = 100 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	6.4			MHz
	$f = 100 \text{ kHz}, R_L = 600 \Omega, C_L = 100 \text{ pF}$		5.6			
t_s Settling time	$\epsilon = 0.1\%$	25°C	5			μ s
	$\epsilon = 0.01\%$		10			
BOM Maximum output-swing bandwidth	$A_{VD} = 5, R_L = 10 \text{ k}\Omega$	25°C	116			kHz
ϕ_m Phase margin (see Figure 3)	$A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	72°			
	$A_{VD} = 5, R_L = 600 \Omega, C_L = 100 \text{ pF}$		78°			

† Full range is – 55°C to 125°C.

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit





Figure 2. Noise-Voltage Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 3. Gain-Bandwidth Product and Phase-Margin Test Circuit

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

Input bias and offset current

At the picoampere bias-current level typical of the TLE2161, TLE2161A, and TLE2161B, accurate measurement of the bias current becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied but with no device in the socket. The device is then inserted into the socket, and a second test that measures both the socket leakage and the device input bias current is performed. The two measurements are then subtracted algebraically to determine the bias current of the device.

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	4
I_{IB}	Input bias current	vs Common-mode input voltage	5
		vs Free-air temperature	6
I_{IO}	Input offset current	vs Free-air temperature	6
V_{ICR}	Common-mode input voltage range limits	vs Free-air temperature	7
V_{OM}	Maximum positive peak output voltage	vs Output current	8
V_{OM}	Maximum negative peak output voltage	vs Output current	9
V_{OM}	Maximum peak output voltage	vs Supply voltage	10, 11, 12
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	13, 14, 15
A_{VD}	Large-signal differential voltage amplification	vs Frequency	16
		vs Free-air temperature	17
I_{OS}	Short-circuit output current	vs Elapsed time	18
		Large-signal voltage amplification	19
z_o	Output impedance	vs Frequency	20
$CMRR$	Common-mode rejection ratio	vs Frequency	21
I_{CC}	Supply current	vs Supply voltage	22
		vs Free-air temperature	23
	Pulse response	Small signal	24, 25
		Large signal	26, 27
	Noise voltage (referred to input)	0.1 to 10 Hz	28
V_n	Equivalent input noise voltage	vs Frequency	29
THD	Total harmonic distortion	vs Frequency	30, 31
		Gain-bandwidth product	32
	Phase margin	vs Supply voltage	34
		vs Free-air temperature	35
	Phase shift	vs Frequency	16

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

TYPICAL CHARACTERISTICS†




Figure 4




Figure 5




Figure 6




Figure 7

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS

MAXIMUM POSITIVE PEAK
 OUTPUT VOLTAGE
 vs
 OUTPUT CURRENT




Figure 8

MAXIMUM NEGATIVE PEAK
 OUTPUT VOLTAGE
 vs
 OUTPUT CURRENT




Figure 9

MAXIMUM PEAK OUTPUT VOLTAGE
 vs
 SUPPLY VOLTAGE




Figure 10

MAXIMUM PEAK OUTPUT VOLTAGE
 vs
 SUPPLY VOLTAGE




Figure 11

TYPICAL CHARACTERISTICS

MAXIMUM PEAK OUTPUT VOLTAGE
 vs
SUPPLY VOLTAGE




Figure 12

MAXIMUM PEAK-TO-PEAK
OUTPUT VOLTAGE
 vs
FREQUENCY




Figure 13

MAXIMUM PEAK-TO-PEAK
OUTPUT VOLTAGE
 vs
FREQUENCY




Figure 14

MAXIMUM PEAK-TO-PEAK
OUTPUT VOLTAGE
 vs
FREQUENCY




Figure 15

TYPICAL CHARACTERISTICS†

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT vs FREQUENCY




Figure 16

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREE-AIR TEMPERATURE




Figure 17

SHORT-CIRCUIT OUTPUT CURRENT vs ELAPSED TIME




Figure 18

LARGE-SIGNAL VOLTAGE AMPLIFICATION vs FREE-AIR TEMPERATURE




Figure 19

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS†




Figure 20




Figure 21




Figure 22




Figure 23

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

SMALL-SIGNAL
 PULSE RESPONSE




Figure 24

SMALL-SIGNAL
 PULSE RESPONSE




Figure 25

LARGE-SIGNAL
 PULSE RESPONSE




Figure 26

LARGE-SIGNAL
 PULSE RESPONSE




Figure 27

TYPICAL CHARACTERISTICS

NOISE VOLTAGE
 (REFERRED TO INPUT)
 OVER A 10-SECOND INTERVAL




Figure 28

EQUIVALENT INPUT NOISE VOLTAGE
 vs
 FREQUENCY




Figure 29

TOTAL HARMONIC DISTORTION
 vs
 FREQUENCY




Figure 30

TOTAL HARMONIC DISTORTION
 vs
 FREQUENCY




Figure 31

TYPICAL CHARACTERISTICS

GAIN-BANDWIDTH PRODUCT
 vs
 SUPPLY VOLTAGE




Figure 32

GAIN-BANDWIDTH PRODUCT
 vs
 FREE-AIR TEMPERATURE




Figure 33

PHASE MARGIN
 vs
 SUPPLY VOLTAGE




Figure 34

PHASE MARGIN
 vs
 FREE-AIR TEMPERATURE




Figure 35

TLE2161, TLE2161A, TLE2161B EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μPOWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 5) and subcircuit in Figure 36 and Figure 37 were generated using the TLE2161 typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Gain-bandwidth product
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit




Figure 36. Boyle Macromodel

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

PSpice and *Parts* are trademark of MicroSim Corporation.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

APPLICATION INFORMATION

macromodel information (continued)

```
.subckt TLE2161 1 2 3 4 5
c1 11 12 125.4E-14
c2 6 7 5.000E-12
dc 5 53 dx
de 54 5d x
dlp 90 91 dx
dln 92 90 dx
dp 4 3 dx
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly(5) vb vc ve vlp vln 0 4.085E6 -4E6 4E6 4E6 -4E6
ga 6 0 11 12 201.1E-6
gcm 0 6 10 99 3.576E-9
iss 3 10 dc 45.00E-6
hlim 90 0 vlim 1K
j1 11 2 10 jx
j2 12 1 10 jx
r2 6 9 100.0E3
rd1 4 11 4.973E3
rd2 4 12 4.973E3
ro1 8 5 280
ro2 7 99 280
rp 3 4 113.2E3
rss 10 99 4.444E6
vb 9 0 dc 0
vc 3 53 dc 2
ve 54 4 dc 2
vlim 7 8 dc 0
vlp 91 0 dc 50
vln 0 92 dc 50
.model dx D (Is=800.0E-18)
.model jx PJF (Is=1.000E-12 Beta=480E-6 Vto=-1)
.ends
```

Figure 37. Macromodel Subcircuit

APPLICATION INFORMATION

input characteristics

The TLE2161, TLE2161A and TLE2161B are specified with a minimum and a maximum input voltage that if exceeded at either input could cause the device to malfunction.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLE2161, TLE2161A, and TLE2161B are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause degradation in system performance. It is a good practice to include guard rings around inputs (see Figure 38). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.




Figure 38. Use of Guard Rings

input offset voltage nulling

The TLE2161 series offers external null pins that can further reduce the input offset voltage. The circuit in Figure 39 can be connected as shown if the feature is desired. When external nulling is not needed, the null pins may be left disconnected.




Figure 39. Input Offset Voltage Nulling

TLE2227, TLE2227Y, TLE2237, TLE2237Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

- **Outstanding Combination of DC Precision and AC Performance:**
 - Unity-Gain Bandwidth . . . 15 MHz Typ
 - V_n . . . 3.3 nV/ $\sqrt{\text{Hz}}$ at $f = 10$ Hz Typ,
2.5 nV/ $\sqrt{\text{Hz}}$ at $f = 1$ kHz Typ
 - V_{IO} . . . 100 μV Typ
 - A_{vD} . . . 45 V/ μV Typ With $R_L = 2$ k Ω
38 V/ μV Typ With $R_L = 1$ k Ω
- Available in 16-Pin Small-Outline Wide-Body Package
- Macromodels and Statistical Information Included
- Output Features Saturation Recovery Circuitry

description


The TLE22x7C combines innovative circuit design expertise and high-quality process control techniques to produce a level of ac performance and dc precision previously unavailable in dual operational amplifiers. This device allows upgrades to systems that use lower-precision devices and is manufactured using Texas Instruments state-of-the-art Excalibur process.

In the area of dc precision, the TLE22x7C offers a typical offset voltage of 100 μV , a common-mode rejection ratio of 115 dB (typ), a supply voltage rejection ratio of 120 dB (typ), and a dc gain of 45 V/ μV (typ).


The ac performance is highlighted by a typical unity-gain bandwidth specification of 15 MHz, 55° of phase margin, and noise voltage specifications of 3.3 nV/ $\sqrt{\text{Hz}}$ and 2.5 nV/ $\sqrt{\text{Hz}}$ at frequencies of 10 Hz and 1 kHz, respectively.

The TLE22x7C is available in a wide variety of packages, including the industry standard 16-pin small-outline wide-body version for high-density system applications. This device is characterized for operation from 0°C to 70°C.

P PACKAGE
(TOP VIEW)



DW PACKAGE
(TOP VIEW)



NC – No internal connection

AVAILABLE OPTIONS

T _A	V _{IO} typ AT 25°C	PACKAGED DEVICES		CHIP FORM‡ (Y)
		SMALL OUTLINE† (DW)	PLASTIC DIP (P)	
0°C to 70°C	100 μV	TLE2227CDW	TLE2227CP	TLE2227Y
	100 μV	TLE2237CDW	TLE2237CP	TLE2237Y

† The DW package is available taped and reeled. Add R suffix to device type (e.g., TLE2227CDWR).

‡ Chip forms are tested at 25°C only.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS


SLOS184 - FEBRUARY 1997

symbol (each amplifier)



TLE2227Y chip information

This chip, properly assembled, displays characteristics similar to the TLE2227C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS


SLOS184 - FEBRUARY 1997

TLE2237Y chip information

This chip, when properly assembled, displays characteristics similar to TLE2237. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT		
COMPONENT	TLE2227	TLE2237
Transistors	62	62
Resistors	24	24
Diodes	0	0
Capacitors	4	4

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	19 V
Supply voltage, V_{CC-}	-19 V
Differential input voltage, V_{ID} (see Note 2)	± 1.2 V
Input voltage range, V_I (any input)	$V_{CC\pm}$
Input current, I_I (each input)	± 1 mA
Output current, I_O	± 50 mA
Total current into V_{CC+}	50 mA
Total current out of V_{CC-}	50 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	0°C to 70°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$. Excessive current flows if a differential input voltage in excess of approximately ± 1.2 V is applied between the inputs unless some limiting resistance is used.
 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
DW	1025 mW	8.2 mW/°C	656 mW
P	1000 mW	8.0 mW/°C	640 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, $V_{CC\pm}$	± 4	± 19	V
Common-mode input voltage, V_{IC}	$T_A = 25^\circ\text{C}$		V
	$T_A = \text{Full range}^\dagger$		
Operating free-air temperature, T_A	0	70	°C

† Full range is 0°C to 70°C.

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLE2227C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	100	350	μV	
		Full range	500			
α_{VIO} Temperature coefficient of input offset voltage		Full range	0.4	1	$\mu V/^\circ C$	
Input offset voltage long-term drift (see Note 4)		25°C	0.006	1	$\mu V/mo$	
I_{IO} Input offset current		25°C	7.5	90	nA	
		Full range	150			
I_{IB} Input bias current		25°C	15	90	nA	
		Full range	150			
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-11 to 11	-13 to 13	V	
		Full range	-10.5 to 10.5			
V_{OM+} Maximum positive peak output voltage swing	$R_L = 1 k\Omega$	25°C	10.5		V	
		Full range	10			
	$R_L = 2 k\Omega$	25°C	12			
		Full range	11			
V_{OM-} Maximum negative peak output voltage swing	$R_L = 1 k\Omega$	25°C	-10.5	-13	V	
		Full range	-10			
	$R_L = 2 k\Omega$	25°C	-12	-13.5		
		Full range	-11			
AVD Large-signal differential voltage amplification	$V_O = \pm 11$ V, $R_L = 2 k\Omega$	25°C	2.5	45	V/ μV	
	$V_O = \pm 10$ V, $R_L = 2 k\Omega$	Full range	2			
	$V_O = \pm 10$ V, $R_L = 1 k\Omega$	25°C	3.5	38		
		Full range	1			
c_i Input capacitance		25°C	8		pF	
Z_o Open-loop output impedance	$I_O = 0$	25°C	50		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, R_S = 50 \Omega$	25°C	98	115	dB	
		Full range	95			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 4$ V to ± 18 V, $R_S = 50 \Omega$	25°C	94	120	dB	
	$V_{CC\pm} = \pm 4$ V to ± 18 V, $R_S = 50 \Omega$	Full range	92			
I_{CC} Supply current	$V_O = 0, \text{ No load}$	25°C	7.3	10.6	mA	
		Full range	11.2			

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$

PARAMETER		TEST CONDITIONS	T_A †	TLE2227C			UNIT
				MIN	TYP	MAX	
SR	Slew rate	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	1.7	2.5		V/ μ s
			Full range	1.2			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$	25°C	3.3		8	nV/ $\sqrt{\text{Hz}}$
		$R_S = 20\ \Omega$, $f = 1\text{ kHz}$		2.5	4.5		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	50	250	nV	
I_n	Equivalent input noise current	$f = 10\text{ Hz}$	25°C	1.5		4	pA/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		0.4	0.6		
THD	Total harmonic distortion	$V_O = \pm 10\text{ V}$, $A_{VD} = 1$, See Note 5	25°C	< 0.002%			
B_1	Unity-gain bandwidth	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	7	13	MHz	
B_{OM}	Maximum output-swing bandwidth	$R_L = 2\text{ k}\Omega$	25°C	30		kHz	
ϕ_m	Phase margin	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	40°			

† Full range is 0°C to 70°C.

NOTE 5: Measured distortion of the source used in the analysis is 0.002%.

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A †	TLE2237C			UNIT
			MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = 0, R _S = 50 Ω	25°C	100	350		μV
		Full range			500	
α _{VIO} Temperature coefficient of input offset voltage		25°C	0.4	1		μV/°C
Input offset voltage long-term drift (see Note 4)		25°C	0.006	1		μV/mo
I _{IO} Input offset current		25°C	7.5	90		nA
I _{IB} Input bias current		25°C	15	90		nA
V _{ICR} Common-mode input voltage range	R _S = 50 Ω	25°C	-11 to 11	-13 to 13		V
		Full range	-10.5 to 10.5			
V _{OM+} Maximum positive peak output voltage swing	R _L = 1 kΩ	25°C	10.5			V
		Full range	10			
	R _L = 2 kΩ	25°C	12			
		Full range	11			
V _{OM-} Maximum negative peak output voltage swing	R _L = 1 kΩ	25°C	-10.5	-13		V
		Full range	-10			
	R _L = 2 kΩ	25°C	-12	-13.5		
		Full range	-11			
A _{VD} Large-signal differential voltage amplification	V _O = ±11V, R _L = 2 kΩ	25°C	2.5	45		V/μV
	V _O = ±10 V, R _L = 2 kΩ	Full range	2			
	V _O = ±10 V, R _L = 1 kΩ	25°C	3.5	38		
	Full range	1				
C _i Input capacitance		25°C	8			pF
Z _O Open-loop output impedance	I _O = 0	25°C	50			Ω
CMRR Common-mode rejection ratio	V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	98	115		dB
		Full range	95			
k _{SVR} Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	V _{CC±} = ±4 V to ±18 V, R _S = 50 Ω	25°C	94	120		dB
	V _{CC±} = ±4 V to ±18 V, R _S = 50 Ω	Full range	92			
I _{CC} Supply current	V _O = 0, No load	25°C	7.3	10.6		mA
		Full range			11.2	

† Full range is 0°C to 70°C.

NOTE 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$

PARAMETER		TEST CONDITIONS	T_A †	TLE2237C			UNIT
				MIN	TYP	MAX	
SR	Slew rate	$A_{VD} = 5$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	4	5		V/ μ s
			Full range	3			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\text{ Hz}$ $R_S = 20\ \Omega$, $f = 1\text{ kHz}$	25°C	3.3		8	nV/ $\sqrt{\text{Hz}}$
				2.5		4.5	
$V_n(\text{PP})$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	50	250	nV	
I_n	Equivalent input noise current	$f = 10\text{ Hz}$ $f = 1\text{ kHz}$	25°C	1.5		4	pA/ $\sqrt{\text{Hz}}$
				0.4		0.6	
THD	Total harmonic distortion	$V_O = \pm 10\text{ V}$, $A_{VD} = 5\text{ V}$, See Note 5	25°C	<0.002%			
GBP	Gain-bandwidth product	$f = 100\text{ kHz}$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	35	50	MHz	
B_{OM}	Maximum output-swing bandwidth	$R_L = 2\text{ k}\Omega$	25°C	80		kHz	
ϕ_m	Phase margin	$R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$	25°C	40°			

† Full range is 0°C to 70°C.

NOTE 5. Measured distortion of the source used in the analysis was 0.002%.

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

electrical characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2227Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0$, $R_S = 50\ \Omega$		100	350	μV
Input offset voltage long-term drift (see Note 4)			0.006	1	$\mu\text{V}/\text{mo}$
I_{IO} Input offset current			7.5	90	nA
I_{IB} Input bias current			15	90	nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	-11 to 11	-13 to 13		V
V_{OM+} Maximum positive peak output voltage swing	$R_L = 1\ \text{k}\Omega$	10.5			V
	$R_L = 2\ \text{k}\Omega$	12			
V_{OM-} Maximum negative peak output voltage swing	$R_L = 1\ \text{k}\Omega$	-10.5	-13		V
	$R_L = 2\ \text{k}\Omega$	-12	-13.5		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 11\ \text{V}$, $R_L = 2\ \text{k}\Omega$	2.5	45		V/ μV
	$V_O = \pm 10\ \text{V}$, $R_L = 1\ \text{k}\Omega$	3.5	38		
c_i Input capacitance			8		pF
z_o Open-loop output impedance	$I_O = 0$		50		Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}$, $R_S = 50\ \Omega$	98	115		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 4\ \text{V}$ to $\pm 18\ \text{V}$, $R_S = 50\ \Omega$	94	120		dB
I_{CC} Supply current	$V_O = 0$, No load		7.3	10.6	mA

NOTE 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

operating characteristics, $V_{CC\pm} = \pm 15\ \text{V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLE2227Y			UNIT
		MIN	TYP	MAX	
SR Slew rate	$R_L = 2\ \text{k}\Omega$, $C_L = 100\ \text{pF}$	1.7	2.5		V/ μs
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, $f = 10\ \text{Hz}$		3.3	8	nV/ $\sqrt{\text{Hz}}$
	$R_S = 20\ \Omega$, $f = 1\ \text{kHz}$		2.5	4.5	
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{Hz}$ to $10\ \text{Hz}$		50	250	nV
I_n Equivalent input noise current	$f = 10\ \text{Hz}$		1.5	4	pA/ $\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$		0.4	0.6	
THD Total harmonic distortion	$V_O = \pm 10\ \text{V}$, $A_{VD} = 1$, See Note 5		< 0.002%		
B_1 Unity-gain bandwidth	$R_L = 2\ \text{k}\Omega$, $C_L = 100\ \text{pF}$	7	13		MHz
B_{OM} Maximum output-swing bandwidth	$R_L = 2\ \text{k}\Omega$		30		kHz
ϕ_m Phase margin	$R_L = 2\ \text{k}\Omega$, $C_L = 100\ \text{pF}$		40°		

NOTE 5 Measured distortion of the source used in the analysis is 0.002%.



TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

electrical characteristics at specified free-air temperature $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLE2237Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, \quad R_S = 50\ \Omega$		100	350	μV
Input offset voltage long-term drift (see Note 4)			0.006	1	$\mu\text{V}/\text{mo}$
I_{IO} Input offset current			7.5	90	nA
I_{IB} Input bias current			15	90	nA
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$	-11 to 11	-13 to 13		V
V_{OM+} Maximum positive peak output voltage swing	$R_L = 1\ \text{k}\Omega$	10.5		V	
	$R_L = 2\ \text{k}\Omega$	12			
V_{OM-} Maximum negative peak output voltage swing	$R_L = 1\ \text{k}\Omega$	-10.5	-13	V	
	$R_L = 2\ \text{k}\Omega$	-12	-13.5		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 11\ \text{V}, \quad R_L = 2\ \text{k}\Omega$	2.5	45	$\text{V}/\mu\text{V}$	
	$V_O = \pm 10\ \text{V}, \quad R_L = 1\ \text{k}\Omega$	3.5	38		
C_i Input capacitance		8		pF	
Z_O Open-loop output impedance	$I_O = 0$	50		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, \quad R_S = 50\ \Omega$	98	115	dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 4\text{V to } \pm 18\text{V}, \quad R_S = 50\ \Omega$	94	120	dB	
I_{CC} Supply current	$V_O = 0, \quad \text{No load}$		7.3	10.6	mA

NOTE 4. Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

operating characteristics at specified free-air temperature $V_{CC\pm} = \pm 15\ \text{V}$

PARAMETER	TEST CONDITIONS	TLE2237Y			UNIT
		MIN	TYP	MAX	
SR Slew rate	$R_L = 2\ \text{k}\Omega, \quad C_L = 100\ \text{pF}$	4	5		$\text{V}/\mu\text{s}$
V_n Equivalent input noise voltage	$R_S = 20\ \Omega, \quad f = 10\ \text{Hz}$		3.3	8	$\text{nV}/\sqrt{\text{Hz}}$
	$R_S = 20\ \Omega, \quad f = 1\ \text{kHz}$		2.5	4.5	
$V_n(PP)$ Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{Hz to } 10\ \text{Hz}$		50	250	nV
I_n Equivalent input noise current	$f = 10\ \text{Hz}$		1.5	4	$\text{pA}/\sqrt{\text{Hz}}$
	$f = 1\ \text{kHz}$		0.4	0.6	
THD Total harmonic distortion	$V_O = \pm 10\ \text{V}, \quad A_{VD} = 1, \quad \text{See Note 5}$	<0.002%			
B_1 Unity-gain bandwidth	$R_L = 2\ \text{k}\Omega, \quad C_L = 100\ \text{pF}$	35	50		MHz
B_{OM} Maximum output-swing bandwidth	$R_L = 2\ \text{k}\Omega$	80			kHz
ϕ_m Phase margin	$R_L = 2\ \text{k}\Omega, \quad C_L = 100\ \text{pF}$	40°			


NOTE 5. Measured distortion of the source used in the analysis is 0.002%.



TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit






Figure 2. Noise-Voltage Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 3. Unity-Gain Bandwidth and Phase-Margin Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 4. Small-Signal Pulse-Response Test Circuit

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS
 SLOS184 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	5
ΔV_{IO}	Input offset voltage change	vs Time after power on	6, 7
I_{IO}	Input offset current	vs Free-air temperature	8
I_{IB}	Input bias current	vs Common-mode input voltage vs Free-air temperature	9 10
I_I	Input current	vs Differential input voltage	11
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	12
V_{OM}	Maximum peak positive output voltage	vs Load resistance vs Free-air temperature	13 15
V_{OM}	Maximum peak negative output voltage	vs Load resistance vs Free-air temperature	14 16
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage vs Load resistance vs Frequency vs Free-air temperature	17 19 18, 20, 21 22
Z_o	Output impedance	vs Frequency	23
CMRR	Common-mode rejection ratio	vs Frequency	24
kSVR	Supply-voltage rejection ratio	vs Frequency	25
I_{OS}	Short-circuit output current	vs Supply voltage vs Elapsed time vs Free-air temperature	26, 27 28, 29 30, 31
I_{CC}	Supply current	vs Supply voltage vs Free-air temperature	32 33
	Voltage-follower small-signal pulse response	vs Time	34, 35
	Voltage-follower large-signal pulse response	vs Time	36, 37
V_n	Equivalent input noise voltage	vs Frequency	38
	Noise voltage (referred to input)	Over 10-second interval	39
B_1	Unity-gain bandwidth	vs Supply voltage vs Load capacitance	40, 41 42, 43
SR	Slew rate	vs Free-air temperature	44, 45
ϕ_m	Phase margin	vs Supply voltage vs Load capacitance	46 47, 48
	Phase shift	vs Frequency	18, 20, 21

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

**DISTRIBUTION OF
INPUT OFFSET VOLTAGE**




Figure 5

**INPUT OFFSET VOLTAGE CHANGE
vs
TIME AFTER POWER ON**




Figure 6

**INPUT OFFSET VOLTAGE CHANGE
vs
TIME AFTER POWER ON**




Figure 7

**INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 8

TYPICAL CHARACTERISTICS




Figure 9




Figure 10




Figure 11




Figure 12

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE




Figure 13

MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE




Figure 14

MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 15

MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 16



TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION
 vs
 SUPPLY VOLTAGE




Figure 17

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 18

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION
 vs
 LOAD RESISTANCE




Figure 19

TLE2227
 LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 20



TYPICAL CHARACTERISTICS

TLE2037
 LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 21

LARGE-SCALE DIFFERENTIAL
 VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE




Figure 22

OUTPUT IMPEDANCE
 vs
 FREQUENCY








Figure 23

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 28




Figure 29




Figure 30




Figure 31

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
SUPPLY VOLTAGE




Figure 32

SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE




Figure 33

TLE2227
VOLTAGE-FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE




Figure 34

TLE2237
VOLTAGE-FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE




Figure 35



TYPICAL CHARACTERISTICS

TLE2227
 VOLTAGE-FOLLOWER
 LARGE-SIGNAL
 PULSE RESPONSE




Figure 36

TLE2237
 VOLTAGE-FOLLOWER
 LARGE-SIGNAL
 PULSE RESPONSE




Figure 37

EQUIVALENT INPUT NOISE VOLTAGE
 vs
 FREQUENCY




Figure 38

NOISE VOLTAGE
 (REFERRED TO INPUT)
 OVER A 10-SECOND INTERVAL




Figure 39

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLE2227
UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE




Figure 40

TLE2237
UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE




Figure 41

TLE2227
UNITY-GAIN BANDWIDTH
vs
LOAD CAPACITANCE




Figure 42

TLE2237
UNITY-GAIN BANDWIDTH
vs
LOAD CAPACITANCE




Figure 43



TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS




Figure 44




Figure 45




Figure 46




Figure 47

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

TYPICAL CHARACTERISTICS




Figure 48

APPLICATION INFORMATION

TLE2227 macromodel information

Macromodel information provided was derived using Microsim *Parts*[™], the model generation software used with Microsim *PSPice*[™]. The Boyle macromodel (see Note 6) and subcircuit in Figure 49 and Figure 50 are generated using the TLE2227C typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain bandwidth
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

PSPice and *Parts* are trademarks of MicroSim Corporation.

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.

 **TEXAS**
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

APPLICATION INFORMATION

TLE2227 macromodel information (continued)




Figure 49. Boyle Macromodel

```
.subckt TLE2227 1 2 3 4 5
*
c1 11 12 4.003E-12
c2 6 7 20.00E-12
dc 5 53 dx
de 54 5 dx
dlp 90 91 dx
dln 92 90 dx
dp 4 3 dx
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly(5) vb vc ve vlp vln 0 954.8E6 -1E9 1E9 1E9 -1E9
ga 6 0 11 12 2.062E-3
gcm 0 6 10 99 531.3E-12
iee 10 4 dc 56.01E-6
hlim 90 0 vlim 1K
q1 11 2 13 qx
q2 12 1 14 qx
r2 6 9 100.0E3
rc1 3 11 530.5
rc2 3 12 530.5
re1 13 10 -393.2
re2 14 10 -393.2
ree 10 99 3.571E6
ro1 8 5 25
ro2 7 99 25
rp 3 4 8.013E3
vb 9 0 dc 0
vc 3 53 dc 2.400
ve 54 4 dc 2.100
vlim 7 8 dc 0
vlp 91 0 dc 40
vln 0 92 dc 40
.model dx D(Is=800.0E-18)
.model qx NPN(Is=800.0E-18 Bf=7.000E3)
.ends
```

Figure 50. TLE2227 Macromodel Subcircuit

TLE2227, TLE2227Y, TLE2237, TLE2237Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

TLE2037 macromodel information

Macromodel information provided is derived using *PSPice™ Parts™* model generation software. The Boyle macromodel (see Note 6) and subcircuit in Figure 51 and Figure 52 are generated using the TLE2237C typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain bandwidth
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6. G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 51. Boyle Macromodel

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

APPLICATION INFORMATION

TLE2037 macromodel information (continued)

```
.subckt TLE2227 1 2 3 4 5
*
c1 11 12 4.003E-12
c2 6 7 20.00E-12
dc 5 53 dx
de 54 5 dx
dlp 90 91 dx
dln 92 90 dx
dp 4 3 dx
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly(5) vb vc ve vlp vln 0 954.8E6 -1E9 1E9 1E9-1E9
ga 6 0 11 12 2.062E-3
gcm 0 6 10 99 531.3E-12
iee 10 4 dc 56.01E-6
hlim 90 0 vlim 1K
q1 11 2 13 qx
q2 12 1 14 qx
r2 6 9 100.0E3
rc1 3 11 530.5
rc2 3 12 530.5
re1 13 10 -393.2
re2 14 10 -393.2
ree 10 99 3.571E6
ro1 8 5 25
ro2 7 99 25
rp 3 4 8.013E3
vb 9 0 dc 0
vc 3 53 dc 2.400
ve 54 4 dc 2.100
vlim 7 8 dc 0
vlp 91 0 dc 40
vln 0 92 dc 40
.model dx D(Is=800.0E-18)
.model qx NPN(Is=800.0E-18 Bf=7.000E3)
.ends
```

Figure 52. TLE2237 Macromodel Subcircuit

TLE2227, TLE2227Y, TLE2237, TLE2237Y
EXCALIBUR LOW-NOISE HIGH-SPEED
PRECISION DUAL OPERATIONAL AMPLIFIERS

SLOS184 – FEBRUARY 1997

APPLICATION INFORMATION

voltage-follower applications

The TLE22x7C circuitry includes input-protection diodes to limit the voltage across the input transistors; however, no provision is made in the circuit to limit the current if these diodes are forward biased. This condition can occur when the device is operated in the voltage-follower configuration and driven with a fast, large-signal pulse. A feedback resistor is recommended to limit the current to a maximum of 1 mA to prevent degradation of the device. Also, this feedback resistor forms a pole with the input capacitance of the device. For feedback resistor values greater than 10 k Ω , this pole degrades the amplifier's phase margin. This problem can be alleviated by adding a capacitor (20 pF to 50 pF) in parallel with the feedback resistor (see Figure 53).





Figure 53. Voltage-Follower Circuit

TLE2301

EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

- High Output Drive Capability . . . 1 A Min
- 3-State Outputs
- High Gain-Bandwidth Product
8 MHz Typ
- Low Total Harmonic Distortion
<0.08% Typ
- High Slew Rate . . . 12 V/μs Typ
- Class AB Output Stage
- Thermal Shutdown
- Mains-Line Driver Circuit Application
Included



Terminals 4, 5, 12 and 13 are connected to the lead frame.

description

The TLE2301 is a power operational amplifier that can deliver an output current of 1 A at high frequencies with very low total harmonic distortion. The device has an integral 3-state mode to drive the output stage into a high-impedance state and also to reduce the supply current to less than 3.5 mA.

The combination of high output current and 3-state outputs makes the TLE2301 ideal for implementing the signalling transformer driver in mains-based telemetering modems. This combination of features also makes the device well suited for other high-current applications (e.g., motor drivers and audio circuits).

Using the Texas Instruments established Excalibur process, the TLE2301 is able to achieve slew rates in excess of 12 V/μs and a gain-bandwidth product of 8 MHz. The TLE2301 uses a 16-pin NE power package to provide better power handling capabilities than standard dual-in-line packages.

The TLE2301 is characterized for operation over the industrial temperature range of -40°C to 85°C.

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY**




Figure 1

AVAILABLE OPTION

T_A	V_{IO}max AT 25°C	PACKAGE
		THERMALLY-ENHANCED PLASTIC DIP (NE)
-40°C to 85°C	10 mV	TLE2301NE


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1993, Texas Instruments Incorporated

TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER
 SLOS131 – DECEMBER 1993

equivalent schematic (entire device)



equivalent schematic (TRS1 and TRS2 inputs)



TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

Terminal Functions

TERMINAL		DESCRIPTION
NAME	NO.	
COMP1 COMP2	16 1	COMP1 and COMP2 are compensation network terminals
IN+	14	Noninverting input
IN-	11	Inverting input
OUT1 OUT2	3 6	Two low-distortion class-AB output stages. Each is capable of sourcing more than 500 mA. OUT1 and OUT2 should be connected together for all applications.
TRS1 TRS2	9 8	TRS1 and TRS2 are 3-state input terminals. TRS2 should be connected to the ground of the circuit generating the 3-state command (normally μP ground). The TLE2301 is brought into 3-state mode by raising TRS1 2 V above TRS2. Placing the TLE2301 in a 3-state mode reduces the supply current to below 2.2 mA (typ). Normal operation resumes by bringing TRS1 to within 0.8 V of TRS2. The 3-state function can be disabled by connecting both TRS1 and TRS2 to V_{CC-} .
V_{CC-}	10, 15	High-impedance V_{CC-} input terminals. Although these do not carry any of the device's supply current, they increase the stability of the device and should be connected to the negative supply terminal (V_{CC-}).
V_{CC-}	4, 5, 12, 13	Negative supply terminals and substrate. As with all NE packages, the substrate is directly connected to the lead frame. The result is that the junction-to-ambient thermal impedance ($Z_{\theta JA}$) is greatly reduced by soldering the negative supply terminals to the copper area of the printed-circuit board (PCB).
V_{CC+}	2, 7	Positive supply terminals. Both terminals should be connected to the positive voltage supply.



TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993


absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	22 V
Supply voltage, V_{CC-} (see Note 1)	-22 V
Differential input voltage, V_{ID} (see Note 2)	± 44 V
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation at (or below) 25°C free-air temperature (see Notes 4 and 5)	2075 mW
Continuous total dissipation at 85°C case temperature (see Note 5)	4640 mW
Operating free-air temperature range, T_A	-40°C to 85°C
Operating case or virtual junction temperature range	-40°C to 150°C
Storage temperature range	-65°C to 150°C


† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The outputs when connected together may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
 4. For operation above 25°C free-air temperature, derate linearly at the rate of 16.56 mW/°C.
 5. For operation above 25°C case temperature, derate linearly at the rate of 71.4 mW/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

**FREE-AIR TEMPERATURE
DISSIPATION DERATING CURVE**



**CASE TEMPERATURE
DISSIPATION DERATING CURVE**



TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, $V_{CC\pm}$	± 4.5	± 20	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} = \pm 5$ V		V
	$V_{CC\pm} = \pm 15$ V		V
High-level 3-state enable voltage, V_{IH}	2		V
Low-level 3-state enable voltage, V_{IL}		0.8	V
Continuous output current		1	A
Operating free-air temperature, T_A	-40	85	°C

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V, $C_C = 15$ pF (unless otherwise noted) (see Figure 5)

PARAMETER	TEST CONDITIONS	T_A^\dagger	MIN	TYP	MAX	UNIT
V_{IO} Input offset voltage	$V_O = 0$, $R_S = 50 \Omega$, $V_{IC} = 0$,	25°C		0.4	7	mV
		Full range			10	
I_{IB} Input bias current	$V_O = 0$, $R_S = 50 \Omega$, $V_{IC} = 0$,	25°C		283	450	nA
		Full range			500	
V_{ICR} Common-mode input voltage range	$R_S = 50 \Omega$	Full range	-4 to 1.6			V
V_{OM+} Maximum positive peak output voltage swing	$R_L = 20 \Omega$, See Note 6	25°C	3.3	3.5		V
		Full range	3.2			
V_{OM-} Maximum negative peak output voltage swing	$R_L = 20 \Omega$, See Note 6	25°C	-3.2	-3.4		V
		Full range	-3.1			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 2$ V, $R_L = 20 \Omega$, $V_{IC} = 0$,	25°C	65	87		dB
		Full range	60			
r_i Differential input resistance		25°C		1		M Ω
r_o Output resistance (see Note 7)	$TRS1 = 0.8$ V	25°C		1		Ω
	$TRS1 = 2$ V, 3-state mode			100		k Ω
$CMRR$ Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $V_O = 0$, $R_S = 50 \Omega$	25°C	65	88		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 4.5$ V to ± 20 V, $V_{IC} = 0$, No load	25°C	70	100		dB
I_{IH} Enable input current, high	$V_I = 2$ V, 3-state mode	25°C		0.01	0.5	μ A
		Full range			0.5	
I_{IL} Enable input current, low	$V_I = 0.8$ V	25°C		0.01	0.5	μ A
		Full range			0.5	
I_{OS} Short-circuit output current (see Note 8)	$V_O = 0$, $t_p \leq 50 \mu$ s	25°C	1	1.8		A
I_{CC} Supply current	$V_O = 0$, No load	25°C		10	21	mA
		Full range			25	
	$V_O = 0$, No load, 3-state mode	25°C		1.73	2.7	
		Full range			3.5	

† Full range is -40°C to 85°C.

- NOTES: 6. OUT1 and OUT2 are connected together for all tests.
7. TRS1 voltage is measured with respect to TRS2 potential.
8. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately (t_p = pulse duration time).

TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$, $C_C = 15\text{ pF}$ (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS		T_A †	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_O = 0$, $R_S = 50\ \Omega$	$V_{IC} = 0$	25°C	0.3	10		mV
				Full range			15	
I_{IB}	Input bias current	$V_O = 0$, $R_S = 50\ \Omega$	$V_{IC} = 0$	25°C	260	450		nA
				Full range			500	
V_{ICR}	Common-mode input voltage range	$R_S = 50\ \Omega$		Full range	-14 to 11.8			V
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 20\ \Omega$	See Note 6	25°C	13	13.5		V
				Full range	13			
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 20\ \Omega$	See Note 6	25°C	-12.6	-13		V
				Full range	-12.5			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 6\text{ V}$, $R_L = 20\ \Omega$	$V_{IC} = 0$	25°C	70	102		dB
				Full range	65			
r_i	Differential input resistance			25°C		1		M Ω
r_o	Output resistance (see Note 7)	TRS1 = 0.8 V		25°C		1		Ω
		TRS1 = 2 V,	3-state mode			100	k Ω	
$CMRR$	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$, $V_O = 0$, $R_S = 50\ \Omega$		25°C	70	97		dB
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 4.5\text{ V}$ to $\pm 20\text{ V}$, $V_{IC} = 0$, No load		25°C	70	100		dB
I_{IH}	Enable input current, high	$V_I = 2\text{ V}$,	3-state mode	25°C	0.01	0.5		μA
				Full range			0.5	
I_{IL}	Enable input current, low	$V_I = 0.8\text{ V}$		25°C	0.01	0.5		μA
				Full range			0.5	
I_{OS}	Short-circuit output current (see Note 8)	$V_O = 0$, $t_p \leq 50\ \mu\text{s}$		25°C	1	3		A
I_{CC}	Supply current	$V_O = 0$,	No load	25°C	11	25		mA
				Full range			30	
		$V_O = 0$,	No load, 3-state mode	25°C	2.2	3.5		
				Full range			5	

† Full range is -40°C to 85°C.

- NOTES: 6. OUT1 and OUT2 are connected together for all tests.
7. TRS1 voltage is measured with respect to TRS2 potential.
8. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately (t_p = pulse duration time).



TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$, $C_C = 15\text{ pF}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted) (see Figure 5)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain (see Figure 1)	$V_O = \pm 1.5\text{ V}$, $R_L = 20\ \Omega$, $C_L = 100\text{ pF}$	9	12		V/ μs
t_s	Settling time (see Figure 1)	$R_L = 20\ \Omega$, $C_L = 100\text{ pF}$, 3-V step to 30 mV (1%)		0.7		μs
V_n	Equivalent input noise voltage (see Figure 2)	$R_S = 50\ \Omega$, $f = 1\text{ kHz}$		44		nV/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$V_O = 1\text{ V}_{\text{rms}}$, $f = 50\text{ kHz}$, $R_L = 20\ \Omega$, $C_L = 100\text{ pF}$		0.04%		
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 20\ \Omega$, $C_L = 100\text{ pF}$		8		MHz
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 20\ \Omega$, $C_L = 100\text{ pF}$		30°		

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$, $C_C = 15\text{ pF}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain (see Figure 1)	$V_O = \pm 10\text{ V}$, $R_L = 20\ \Omega$, $C_L = 100\text{ pF}$	9	14		V/ μs
t_s	Settling time (see Figure 1)	$R_L = 20\ \Omega$, $C_L = 100\text{ pF}$, 20-V step to 200 mV (1%)		1.8		μs
V_n	Equivalent input noise voltage (see Figure 2)	$R_S = 50\ \Omega$, $f = 1\text{ kHz}$		44		nV/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$V_O = 2\text{ V}_{\text{rms}}$, $f = 50\text{ kHz}$, $R_L = 20\ \Omega$, $C_L = 100\text{ pF}$		0.08%		
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 20\ \Omega$, $C_L = 100\text{ pF}$		8		MHz
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 20\ \Omega$, $C_L = 100\text{ pF}$		35°		



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes the fixture capacitance.

Figure 2. Slew-Rate Test Circuit





Figure 3. Noise-Voltage Test Circuit



NOTE A: C_L includes the fixture capacitance.

Figure 4. Gain-Bandwidth and Phase-Margin Test Circuit




Figure 5. Compensation Configuration

typical values

Typical values presented in this data sheet represent the median (50% point) of the device parametric performance.

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
I_{IB}	Input bias current	vs Free-air temperature	6, 7
I_{IO}	Input offset current	vs Free-air temperature	6, 7
A_{VD}	Differential voltage amplification	vs Frequency	8
		vs Free-air temperature	9
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	10, 11
V_{OM}	Maximum peak output voltage	vs Output current	12, 13
		vs Supply voltage	14
$Z_{\theta JA}$	Transient junction-to-ambient thermal impedance	vs Time	15
I_{CC}	Supply current	vs Supply voltage	16
		vs Free-air temperature	17
	Pulse response	Small signal	18, 19
		Large signal	20, 21
Z_o	Output impedance	vs Frequency	22, 23

**INPUT BIAS CURRENT AND
 INPUT OFFSET CURRENT
 vs
 FREE-AIR TEMPERATURE**




Figure 6

**INPUT BIAS CURRENT AND
 INPUT OFFSET CURRENT
 vs
 FREE-AIR TEMPERATURE**




Figure 7

TYPICAL CHARACTERISTICS

DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREQUENCY




Figure 8

DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE




Figure 9

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 10

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 11

TYPICAL CHARACTERISTICS




Figure 12




Figure 13




Figure 14




Figure 15

† d = duty cycle

TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
SUPPLY VOLTAGE




Figure 16

SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE




Figure 17

VOLTAGE FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE




Figure 18

VOLTAGE FOLLOWER
SMALL-SIGNAL
PULSE RESPONSE




Figure 19

TYPICAL CHARACTERISTICS

VOLTAGE FOLLOWER
 LARGE-SIGNAL
 PULSE RESPONSE




Figure 20

VOLTAGE FOLLOWER
 LARGE-SIGNAL
 PULSE RESPONSE




Figure 21

OUTPUT IMPEDANCE
 vs
 FREQUENCY




Figure 22

OUTPUT IMPEDANCE
 vs
 FREQUENCY




Figure 23

APPLICATION INFORMATION**circuit for mains-line driver over 40-kHz-to-90-kHz utility band**

The following application is a circuit for a *mains-line driver over 40-kHz-to-90-kHz utility band* and is based around the European standard (EN56065-1) describing utility and consumer applications. This example shows a possible implementation for differential transmission on the mains line. This applications circuit is designed around the requirements of a domestic electricity meter operating over a utility band of 40 kHz to 90 kHz. A dual-rail power supply of ± 5 V is used for this design example to limit device power dissipation. The same design principles, however, can be applied to other applications.

frequency band

The frequency band for utility applications extends over an enormous range from 3 kHz to 95 kHz. In order to have a coupling network that is economical and implemented with readily available components, this circuit is designed for a subband from 40 kHz to 90 kHz.

This subband is sufficiently wide to support multichannel operation; i.e., 10 channels of 5 kHz width or more if the channel widths are smaller. To avoid transmission spillover into the next band, a guard band of 5 kHz is allowed. The upper frequency of this circuit is set to 90 kHz, and the lower frequency is chosen for an economical coupling network and still has sufficient bandwidth to support multichannel operation.

output drive

The impedance of the mains network at these signalling frequencies is relatively low ($<1 \Omega$ to 30Ω). This circuit has been designed to drive a $4\text{-}\Omega$ mains line over the 40-kHz-to-90-kHz bandwidth.

The signalling impedance of the mains network fluctuates as different loads are switched on during the day or over a season, and it is influenced by many factors such as:

- Localized loading from appliances connected to the mains supply near to the connection of the communication equipment; e.g., heavy loads such as cookers and immersion heaters and reactive loads such as EMC filters and power factor correctors
- Distributed loading from consumers connected to the same mains cable, where their collective loading reduces the mains signalling impedance during times of peak electricity consumption; e.g., meal times
- Network parameters; e.g., transmission properties of cables and the impedance characteristics of distribution transformers and other system elements

With such a diversity of factors, the signalling environment fluctuates enormously, irregularly, and can differ greatly from one installation to another. The signalling system should be designed for reliable communications over a wide range of mains impedances and signalling conditions. Consequently, the transmitter must be able to drive sufficient signal into the mains network under these loading conditions.

The TLE2301 amplifier has 1-A output drive capability with short-circuit protection; hence, it adequately copes with the high current demands required for implementing mains signalling systems.

3-state facility

When transmitting, the transmitter appears as a low-impedance signal source on the mains network. If transmitters are left in the active mode whether transmitting or not and a large number of transmitters are installed in close proximity, their combined loading would reduce the mains impedance to unacceptable levels. Not only would each transmitter need to drive into an extremely low mains impedance, but signals arriving from distant transmitters would be severely attenuated.

To overcome this problem, the transmitters need to present a high impedance to the mains network when they are not transmitting. The mains network is then only loaded by a few transmitters at any one time, and the mains signalling impedance is not adversely affected.

APPLICATION INFORMATION

3-state facility (continued)

The TLE2301 incorporates an output 3-state facility, removing the need for additional circuitry to achieve this function. In addition, the TLE2301 has a low standby current in the 3-state mode, making it ideal for applications where low power consumption is also essential.

circuit configuration

The design methodology is to minimize power dissipation in the TLE2301 by maximizing the use of the available output voltage swing of the amplifier. The amplifier's output can swing to within 2 V of the supply rail before saturation begins. With a chosen supply of ± 5 V, the maximum peak-to-peak voltage swing is 6 V. To ensure that the amplifier's output is not likely to clip under heavy loads, the maximum output voltage swing has been reduced by 0.5 V, giving a usable peak-to-peak output voltage swing of 5.5 V.

It is assumed that the input signal to the transmitter stage has a peak-to-peak amplitude of 2.8 V (1 Vrms) as might be expected if the transmission signal is digitally synthesized by circuitry operating solely from the 5-V supply. The gain of the amplifier stage is appropriately set to:

$$\begin{aligned} \text{Gain} &= \frac{\text{peak-to-peak output voltage swing}}{\text{peak-to-peak input voltage}} \\ &= \frac{5.5 \text{ V}}{2.8 \text{ V}} \\ &= 1.96 \end{aligned}$$

An inverting amplifier configuration is chosen for this example, as the input signal source is assumed to have a relatively low impedance in relation to the gain-setting resistors.




Figure 24. Full-Circuit Diagram for Utility Band

A noninverting amplifier configuration could be used when the input signal needs to be terminated with high impedance, but the user should take care that the amplitude of the input signal does not exceed the common-mode input range ($-4 \text{ V} < V_{ICM} < 1.8 \text{ V}$ at $V_{CC} = \pm 5 \text{ V}$) for low-gain implementations.

TLE2301 EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

APPLICATION INFORMATION

component calculations

The following sections contain the calculations for input capacitors, gain resistors, coupling network, coupling capacitors, transformer-leakage inductance, series resistors, decoupling, and frequency compensation.

input capacitor

The incoming signal is ac coupled to remove any incoming dc offset and to provide only unity gain for the amplifier's input offset voltage. The value of 100 nF is chosen for this input capacitor as it has very little influence on the amplifier's signal gain over the frequency band.

gain resistors

The gain-setting resistors are chosen for a gain of 1.96; i.e., choosing:

$$\text{Gain} = \frac{R_F}{R_I}$$

$$R_F = 4.7 \text{ k}\Omega \text{ and } R_I = 2.4 \text{ k}\Omega$$

$$= \frac{4.7 \text{ k}\Omega}{2.4 \text{ k}\Omega}$$

$$= 1.96$$

The resistor values are low enough to ensure that the circuit does not suffer from stray capacitance and signal pick-up problems but not too low as to significantly load the mains impedance when the amplifier is in its high-impedance state.

coupling network

The function of the line interface is to provide isolation from the mains supply while coupling the communication signals onto the mains network. As the mains voltage is large in comparison with the communication signals, the mains voltage needs to be isolated from the electronic circuitry. The simple coupling network limits the current flowing from the mains supply as well as providing a convenient point at which to implement the safety isolation barrier between the mains supply and the communications circuitry. The transformer can easily achieve an isolation of 4 kV between primary and secondary windings, and the capacitor provides the low frequency roll-off to impede the mains voltage.

The transformer has two other useful properties. First, the turns ratio can be selected to provide efficient power transfer between the TLE2301 amplifier and the mains network. Second, the transformer possesses leakage inductance that can be tuned with the coupling capacitor to form a band-pass filter.

By altering the turns ratio, the power dissipated in the TLE2301 can be reduced while maintaining the required voltage levels on the mains line. A turns ratio of 1.67:1 was selected in this design to apply a 120- μ dBV signal onto the mains line. The calculation for the turns ratio is not straightforward due to the presence of numerous complex impedances. The simplest method for deriving the turns ratio is to model the circuit with an analog simulation program such as PSpice™. It is from these simulations that the 1.67:1 turns ratio has been selected.

PSpice is a registered trademark of MicroSim Corporation.



APPLICATION INFORMATION

coupling capacitor

With such a wide frequency band, the quality factor of the coupling filter needs to be low in order to avoid unacceptably large attenuation at the band edges and to achieve a good coupling performance that is insensitive to a wide range of loads. For a band-pass filter of this configuration, the quality factor is proportional to the reciprocal of the coupling capacitance. For low Q, the value of C_C needs to be large.

Q = quality factor and C_C = coupling capacitor

$$Q \propto \frac{1}{C_C}$$

Counterbalancing this need for a large value of C_C creates two more considerations. First, the capacitance should not be so large as to allow significant 50-Hz mains current through the transformer ($I = 2 \times \pi \times f \times C_C \times V$). Second, the coupling capacitor is required to meet certain safety standards. The coupling capacitor is actually an RFI-suppression capacitor that has been designed by the manufacturers to provide an adequate level of protection when connected across the various conductors of the mains supply (consult the UL1283 or UL1414 standards for RFI capacitors). These types of capacitors can be expensive, physically large, restricted in capacitance value, and limited in the number of manufacturers.

As a reasonable compromise between all these factors, a coupling capacitor of 470 nF is chosen. This value is multisourced, moderately priced, limits the mains current through the transformer to less than 36 mA rms, and has sufficient capacitance to form the desired low-Q filter.

transformer leakage inductance

The transformer leakage inductance, inherent to the transformer, can be used to form an LC band-pass filter. If the capacitor alone is used to couple onto the mains network, its capacitance value needs to be quite large for it to have a reasonably low reactance at the signalling frequencies. Forming an LC filter greatly reduces the value of capacitor required. The center frequency of the filter is not the same as the midband frequency of 65 kHz. Band-pass filters show a symmetrical shape only when plotted against the logarithm of frequency, so the center frequency (f_0) is given by the following formula:

$$\begin{aligned} f_0 &= \sqrt{f_{\text{lower}} \times f_{\text{upper}}} \\ &= \sqrt{(40 \times 90) \text{ kHz}} \\ &= 60 \text{ kHz} \end{aligned}$$

The leakage inductance of the transformer, as viewed from the winding connected to the coupling capacitor, is derived from $2\pi f_0 L = 1/\sqrt{LC}$. The required leakage inductance of the transformer is:

$$\begin{aligned} L &= \frac{1}{(2\pi f_0)^2 \times C_C} \\ &= \frac{1}{(2\pi \times 60 \text{ kHz})^2 \times 470 \text{ nF}} \\ &= 15 \mu\text{H} \end{aligned}$$




Figure 25. Band-Pass Coupling Filter

TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

APPLICATION INFORMATION

series resistor

The series resistor, R_S , is included to limit the turn-on current, the amplifier's offset current, and the signalling current through the filter. With dual supply rails, there is always a potential problem of large turn-on currents as the amplifier powers up. If one supply rail turns on before the other, the output of the TLE2301 amplifier could saturate near to the applied supply rail, causing a large current to flow through the transformer winding ($R_{winding} = 0.1 \Omega$ for the P2820 transformer). The power supply needs to be of sufficient rating to ensure that its rails could rise to the minimum operating voltage of the amplifier, at which point the amplifier is ensured to have returned to stable operation.

With a series resistor of 3.3Ω and assuming the output saturates at the maximum peak-to-peak voltage excursion of 3 V, this turn-on current is limited to less than the device's 1-A rating ($I_{transient} = 3 \text{ V}/3.3 \Omega = 0.91 \text{ A}$). Further reduction of this turn-on current by raising the value of the series resistor deteriorates the filter's performance into low signalling impedances on the mains network.

Alternatively, this turn-on current could be blocked by means of a series capacitor, but for this frequency band the capacitor has to be large in value ($\geq 3.3 \mu\text{F}$) so as not to adversely affect the filter. A nonpolarized capacitor of this value is relatively expensive, and the resistor is still required to fulfill other functions.

Another way of preventing overcurrent at power up is to use the TLE2301 3-state mode. As the TRS2 control line is intended to be tied to the microprocessor's 0-V rail, the TRS1 control line must be taken high to activate the 3-state mode, which implies that the positive rail is required to turn on first. Other schemes could be devised to take TRS2 below the 0-V rail until the power supply has stabilized if the negative rail turns on first. Instead of relying on a definite power-supply sequence or elaborate control circuitry, it is simpler to limit the current either with a series resistor or capacitor.

The second function of the series resistor is to limit the dc current flow through the transformer winding due to the dc offset at the amplifier's output, which is caused by its input offset voltage. For a worst case input offset of 20 mV, the output offset is also 20 mV as the dc gain of the circuit is unity. Offsets due to input bias currents are negligible since the values of the gain-setting resistors are low. The dc current through the transformer is therefore less than 7 mA ($20 \text{ mV}/3.3 \Omega$). This low level of dc current does not appreciably increase the power dissipation of the amplifier or noticeably diminish the harmonic performance of the transformer.

The final function of the series resistor is to limit the signalling current in the event that the mains impedance might appear as solely reactive; i.e., without a resistive component. As a rough estimate, the peak signal current from the amplifier is:

$$I_{OM} = \frac{V_{O(PP)}}{R_S} = \frac{\left(\frac{5.5 \text{ V}}{2}\right)}{3.3 \Omega} = 833 \text{ mA}$$

where:

$V_{O(PP)}$ = Peak-to-peak output voltage swing

I_{OM} = Peak-output-signalling current from amplifier



APPLICATION INFORMATION

series resistor (continued)

Again, the value of the series resistor is sufficient to limit the peak-signal current below the device's maximum rating. This calculation does not take into account other resistive impedances in the signal path, which would further reduce the peak signal current from the amplifier.

decoupling

Power-supply decoupling for the amplifier is provided by a 220- μF electrolytic capacitor and a 100-nF ceramic capacitor per supply rail located close to the supply terminals of the TLE2301 device.

The decoupling capacitors for the negative supply should be connected to a pair of V_{CC-} terminals (4 and 5 or 12 and 13), whichever pair is most convenient from a printed-circuit-board (PCB) layout point of view. In order to minimize parasitic lead inductances, these capacitors should be located as close as possible to the device terminals to which they are connected. As the V_{CC+} terminals are not adjacent on the package, the decoupling capacitors should be connected to one terminal with a thick PCB track going to the other terminal.

The 220- μF electrolytic capacitor is chosen to provide good decoupling performance (less than 25-mV ripple under the worst-case loading for the utility circuit). This value could be reduced to 100 μF for higher-frequency consumer bands. The level of ripple depends on the source impedance of the power supply and the equivalent series resistance of the chosen decoupling capacitors. The 100-nF ceramic capacitor provides high-frequency decoupling for the amplifier.




Figure 26. Amplifier Decoupling and Compensation

TLE2301
EXCALIBUR 3-STATE-OUTPUT WIDE-BANDWIDTH
POWER OPERATIONAL AMPLIFIER

SLOS131 – DECEMBER 1993

APPLICATION INFORMATION

frequency compensation

The TLE2301 amplifier requires one compensation capacitor. However, when driving heavy loads, stability can be increased by connecting V_{CC-} terminals 10 and 15 to V_{CC-} terminals 12 and 13 and using another capacitor between COMP2 and the outputs. The circuit included in this application has been designed with two compensation capacitors. The component values chosen are:

$$C_{F1} = 15 \text{ pF}$$

$$C_{F2} = 33 \text{ pF}$$

These component values could be adjusted if the amplifier is used for higher-frequency applications.

power dissipation

The impedance of the mains network fluctuates greatly for many reasons, but its impedance at the supply-distribution transformer is typically very low, less than 1Ω , whereas the mains impedance in a house commonly has a higher value, from 4Ω to 40Ω . For utility-metering applications, a master transmitter may be sited at the supply-distribution transformer and would need to deliver more power into the mains network than the household transmitter when generating comparable signal amplitudes.

NE thermally-enhanced dual in-line package

The TLE2301 utilizes the four center terminals of the dual-in-line package (NE) to transfer heat to a copper area on the PCB. A copper area of 1290 mm^2 provides a junction-to-ambient thermal impedance, $Z_{\theta JA}$, of 34°C/W , allowing the device to dissipate up to 1.9 W at 85°C for a junction temperature of 150°C or up to 1.5 W at 85°C for a junction temperature of 135°C .




Figure 27. PCB Heatsink

APPLICATION INFORMATION

power dissipation in amplifier

For sinusoidal waveforms, the dissipation in the amplifier, P_{AMP} , is:

$$P_{AMP} = (2 \times V_{CC} \times I_{CC}) + \frac{(2 \times V_{CC} \times I_{OM})}{\pi} - P_O$$

where:

- I_{CC} = Amplifier's quiescent current
- I_{OM} = Peak-output-signalling current from amplifier
- P_O = Output power consumed by coupling network and load

The power dissipated in the amplifier is minimized if the amplifier's peak output current, I_{OM} , is minimized. Since the output power consumed by the coupling and load is a function of current and voltage ($P_O \approx I_O \times V_O$), the amplifier's peak output current can be minimized by maximizing the amplifier's output voltage swing.

circuit parts list

The associated parts list is:

REFERENCE	FIGURE	COMPONENT	DESCRIPTION
IC1	Figure 24, Figure 26	TLE2301 operational amplifier	Texas Instruments TLE2301NE
L1	Figure 24	1.67:1, 15- μ H leakage transformer	Electronics Techniques P2820 (European manufacturer)
C_C	Figure 24	470-nF capacitor	Metalized paper, safety standards UL1414
C_1	Figure 24	100-nF capacitor	Ceramic, general purpose
C_{F1}	Figure 24, Figure 26	15-pF capacitor	Ceramic, general purpose
C_{F2}	Figure 24, Figure 26	39-pF capacitor	Ceramic, general purpose
C_{D1}, C_{D2}	Figure 24	220- μ F, 10-V min capacitors	Aluminum electrolytic, general purpose
C_{D3}, C_{D4}	Figure 24	100-nF capacitors	Ceramic, general purpose
R_F	Figure 24	4.7-k Ω , 0.125-W min resistor	Metal film, general purpose
R_I	Figure 24	2.4-k Ω , 0.125-W min resistor	Metal film, general purpose
R_S	Figure 24	3.3-k Ω , 1-W min, resistor	
D1, D2	Figure 24	1N4001 series, 1-A min diodes	General purpose


TLE2662

DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

- Single-Supply Operation With Rail-to-Rail Inputs
- $V_{OL} = 0.000$ V While Sinking 25 mA
- Wide V_{CC} Range . . . 3.5 V to 15 V
- SCOUT Supplies up to 100 mA for External Loads
- Shutdown Mode
- External 2.5-V Voltage Reference Available

DW PACKAGE
(TOP VIEW)



description

The TLE2662 offers the advantages of JFET-input operational amplifiers and rail-to-rail common-mode input voltage range with the convenience of single-supply operation. By combining a switched-capacitor voltage converter with a dual operational amplifier in a single package, Texas Instruments now gives circuit designers new options for conditioning low-level signals in single-supply systems.

The TLE2662 features two low power, high-output drive JFET-input operational amplifiers with a switched-capacitor building block. Using two external capacitors, the switched-capacitor network can be configured as a voltage inverter, generating a negative supply voltage capable of sourcing up to 100 mA. This supply functions not only as the amplifier negative rail but is also available to drive external circuitry. In this configuration, the amplifier common-mode input voltage range extends from the positive rail to below ground, providing true rail-to-rail inputs from a single supply. Furthermore, the outputs can swing to and below ground while sinking over 25 mA. This feature was previously unavailable in operational amplifier circuits. The TLE2662 operational amplifier section has output stages that can drive 100- Ω loads to 2.5 V from a 5-V rail. With a 10-k Ω load, the output swing extends to 3.5 V and can include the positive rail with a pullup resistor.

This operational amplifier offers the high slew rate, wide bandwidth, and high input impedance commonly associated with JFET-input amplifiers, making the TLE2662 operational amplifier section suited for amplifying fast signals without loading the signal source. When not sourcing or sinking current into a load, the amplifier consumes only microamperes of supply current, thereby reducing the drain on and extending the life of the power supply.

The TLE2662 features a shutdown pin (FB/SD), which can be used to disable the switched capacitor section. When disabled, the voltage converter block draws less than 150 μ A from the power supply. This feature, combined with the operational amplifier's low quiescent current, makes the TLE2662 a real power saver in the standby mode.

The switched-capacitor building block also provides an on-board regulator; with the addition of an external divider, a well-regulated output voltage is easily obtained. Additional filtering can be added to minimize switching noise. The internal oscillator runs at a nominal frequency of 25 kHz. This can be synchronized to an external clock signal or can be varied using an external capacitor. A 2.5-V reference is brought out to SCREF for use with the on-board regulator or external circuitry.

The TLE2662 is characterized for operation over the industrial temperature range of -40°C to 85°C . This device is available in a 16-pin wide-body surface-mount package.

AVAILABLE OPTION

T _A	PACKAGE
	SMALL OUTLINE (DW)
-40°C to 85°C	TLE2662IDW

The DW package is available taped and reeled. Add the suffix R to the device type (i.e., TLE2662IDWR).

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

functional block diagram



ACTUAL DEVICE COMPONENT COUNT

AMPLIFIER BLOCK		SWITCHED-CAPACITOR BLOCK	
Transistors	42	Transistors	71
Resistors	9	Resistors	44
Diodes	3	Diodes	2
Capacitors	2	Capacitors	5



TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, SCIN (see Note 1)	16 V
Supply voltage, V_{CC+} (see Note 2)	16 V
Supply voltage, V_{CC-} (see Note 2)	-16 V
Differential input voltage, V_{ID} (see Note 3)	32 V
Input voltage, V_I (any input of amplifier) (see Note 2)	$V_{CC\pm}$
FB/SD (see Note 1)	0 V to SCIN
OSC (see Note 1)	0 V to SCREF
Input current, I_I (each input of amplifier)	± 1 mA
Output current, I_O (each output of amplifier)	± 80 mA
Total current into V_{CC+}	80 mA
Total current out of V_{CC-}	80 mA
Duration of short-circuit current at (or below) $T_A = 25^\circ\text{C}$ (see Note 4)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Junction temperature (see Note 5)	150°C
Operating free-air temperature range, T_A	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. Voltage values are with respect to the switched-capacitor block GND.
 2. Voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 3. Differential voltages are at IN+ with respect to IN-.
 4. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
 5. The devices are functional up to the absolute maximum junction temperature.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DW	1025 mW	8.2 mW/°C	656 mW	533 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{CC+}/SCIN	3.5	15	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} = \pm 5$ V		V
	$V_{CC\pm} = \pm 15$ V		
Operating free-air temperature, T_A	-40	85	°C
Output current at SCOUT, I_O	0	100	mA



TLE2662

**DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER**

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

OPERATIONAL AMPLIFIER SECTION

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITION†	T_A ‡	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_{IC} = 0, \quad R_S = 50 \Omega$	25°C		1	5	mV
			Full range			6.3	
α_{VIO}	Temperature coefficient of input offset voltage		Full range		6		$\mu V/^\circ C$
	Input offset voltage long-term drift (see Note 6)		25°C		0.04		$\mu V/mo$
I_{IO}	Input offset current		25°C		1		pA
			Full range			2	nA
I_{IB}	Input bias current		25°C		3		pA
			Full range			4	nA
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6		V
			Full range	-1.6 to 4			V
V_{OM+}	Maximum positive peak output voltage swing	$I_L = 2$ mA	25°C	3.4	3.7		V
			Full range	3			
		$I_L = 20$ mA	25°C	2.5	3.1		
			Full range	2			
V_{OM-}	Maximum negative peak output voltage swing	$I_L = 2$ mA	25°C	-3.4	-3.9		V
			Full range	-3			
		$I_L = 20$ mA	25°C	-2.5	-2.7		
			Full range	-2			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.8$ V, $R_L = 10$ k Ω	25°C	15	80		V/mV
			Full range	2			
		$V_O = 0$ to 2 V, $R_L = 100 \Omega$	25°C	0.75	45		
			Full range	0.5			
		$V_O = 0$ to -2 V, $R_L = 100 \Omega$	25°C	0.5	3		
			Full range	0.25			
r_i	Input resistance		25°C		10^{12}	Ω	
C_i	Input capacitance		25°C		4	pF	
Z_o	Open-loop output impedance	$I_O = 0$	25°C		560	Ω	
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega, \quad V_{IC} = V_{ICRmin}$	25°C	65	82		dB
			Full range	65			
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93		dB
			Full range	65			
I_{CC}	Supply current	$I_L = 0$	25°C	560	620		μA
			Full range			640	

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

‡ Full range is -40°C to 85°C.

NOTE 6: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5$ V

PARAMETER		TEST CONDITIONS†	T_A ‡	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.2	3.4		V/ μ s
			Full range	1.7			
V_n	Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		59	100	nV/ $\sqrt{\text{Hz}}$
		$f = 1$ kHz, $R_S = 20$ Ω	25°C		43	60	
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μ V
I_n	Equivalent input noise current	$f = 1$ kHz	25°C		1		fA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$V_{O(PP)} = 2$ V, $f = 10$ kHz, $A_{VD} = 2$, $R_L = 10$ k Ω	25°C		0.025%		
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		1.8		MHz
		$R_L = 100$ Ω , $C_L = 100$ pF	25°C		1.3		
t_s	Settling time	To 0.1%	25°C		5		μ s
		To 0.01%	25°C		10		
B_{OM}	Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C		140		kHz
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		58°		
		$R_L = 100$ Ω , $C_L = 100$ pF	25°C		75°		

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

‡ Full range is -40°C to 85°C .

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	T_A ‡	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_{IC} = 0, \quad R_S = 50 \Omega$	25°C	0.9	4		mV
			Full range			5.3	
α_{VIO}	Temperature coefficient of input offset voltage		Full range		6		$\mu V/^\circ C$
			25°C	0.04			
I_{IO}	Input offset current		25°C		2		pA
			Full range			3	
I_{IB}	Input bias current		25°C		4		pA
			Full range			5	
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16		V
			Full range	-11 to 13			
V_{OM+}	Maximum positive peak output voltage swing	$I_L = 2$ mA	25°C	13.2	13.7		V
			Full range		13		
		$I_L = 20$ mA	25°C	12.5	13.2		
			Full range		12		
V_{OM-}	Maximum negative peak output voltage swing	$I_L = 2$ mA	25°C	-13.2	-13.7		V
			Full range		-13		
		$I_L = 20$ mA	25°C	-12.5	-13		
			Full range		-12		
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L = 10$ k Ω	25°C	30	230		V/mV
			Full range		20		
		$V_O = 0$ to 8 V, $R_L = 600 \Omega$	25°C	25	100		
			Full range		10		
		$V_O = 0$ to -8 V, $R_L = 600 \Omega$	25°C	3	25		
			Full range		1		
r_i	Input resistance		25°C	10 ¹²		Ω	
C_i	Input capacitance		25°C	4		pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C	560		Ω	
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega, \quad V_{IC} = V_{ICRmin}$	25°C	72	90		dB
			Full range		65		
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C	75	93		dB
			Full range		65		
I_{CC}	Supply current	$I_L = 0$	25°C	625	690		μA
			Full range			720	

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

‡ Full range is -40°C to 85°C.

NOTE 6: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ C$ extrapolated to $T_A = 25^\circ C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V

PARAMETER		TEST CONDITIONS†	T_A ‡	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain (see Figure 1)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C	2.6	3.4		V/ μ s
			Full range	2.1			
V_n	Equivalent input noise voltage (see Figure 2)	$f = 10$ Hz, $R_S = 20$ Ω	25°C		70	100	nV/ $\sqrt{\text{Hz}}$
		$f = 1$ kHz, $R_S = 20$ Ω	25°C		40	60	
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1$ Hz to 10 Hz	25°C		1.1		μ V
I_n	Equivalent input noise current	$f = 1$ kHz	25°C		1.1		fA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion	$V_{O(PP)} = 2$ V, $f = 10$ kHz, $A_{VD} = 2$, $R_L = 10$ k Ω	25°C		0.025%		
B_1	Unity-gain bandwidth (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		2		MHz
		$R_L = 600$ Ω , $C_L = 100$ pF	25°C		1.5		
t_s	Settling time	To 0.1%	25°C		5		μ s
		To 0.01%	25°C		10		
BOM	Maximum output-swing bandwidth	$A_{VD} = 1$, $R_L = 10$ k Ω	25°C		40		kHz
ϕ_m	Phase margin at unity gain (see Figure 3)	$R_L = 10$ k Ω , $C_L = 100$ pF	25°C		60°		
		$R_L = 600$ Ω , $C_L = 100$ pF	25°C		70°		

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

‡ Full range is -40°C to 85°C .

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

SWITCHED-CAPACITOR SECTION

electrical characteristics over recommended supply voltage range and at specified free-air temperature

PARAMETER	TEST CONDITIONS†		T _A ‡	MIN	TYP	MAX	UNIT
Regulated output voltage, SCOUT	R _{L(SCOUT)} = 500 Ω	SCIN = 7 V, See Note 7	25°C	-5.2	-5	-4.7	V
		SCIN = 5 V, See Note 8		-4.25	-4	-3.75	
Input regulation	R _{L(SCOUT)} = 500 Ω	SCIN = 7 V to 12 V, See Note 7	Full range	5		25	mV
		SCIN = 5 V to 15 V, See Note 8				27	
Output regulation	R _{L(SCOUT)} = 100 Ω to 500 Ω	SCIN = 7 V, See Note 7	Full range	10		50	mV
		SCIN = 5 V, See Note 8				100	
Voltage loss, SCIN – SCOUT (see Note 9)	SCIN = 7 V, CIN = COUT = 100- μ F tantalum	I _O = 10 mA	Full range	0.35	0.55		V
		I _O = 100 mA		1.1		1.6	
Output resistance	SCIN = 7 V, See Note 10	Δ I _O = 10 mA to 100 mA,	Full range	10		15	Ω
Oscillator frequency			Full range	15	25	35	kHz
Reference voltage, V _{ref}	SCIN = 7 V, I _{ref} = 60 μ A	25°C		2.35	2.5	2.65	V
		Full range		2.25	2.75		
	SCIN = 5 V, I _{ref} = 50 μ A	25°C		2.35	2.5	2.65	V
		Full range		2.25	2.75		
Maximum switch current			25°C	300		mA	
Supply current, I _S	I _O = 0	SCIN = 3.5 V	Full range	2.5		3.5	mA
		SCIN = 15 V		3		4.5	
Supply current in shutdown	V _(FB/SD) = 0, I _O = 0,	SCIN = 5 V	Full range	100	150		μ A

† Data applies for the switched-capacitor block only. Amplifier block is not connected.

‡ Full range is -40°C to 85°C.

- NOTES: 7. All regulation specifications are for the switched-capacitor section connected as a positive to negative converter/regulator with R1 = 20 k Ω , R2 = 102.5 k Ω , CIN = 10 μ F (tantalum), COUT = 100 μ F (tantalum) and C1 = 0.002 μ F (see Figure 63).
8. All regulation specifications are for the switched-capacitor section connected as a positive to negative converter/regulator with R1 = 23.7 k Ω , R2 = 102.2 k Ω , CIN = 10 μ F (tantalum), COUT = 100 μ F (tantalum) and C1 = 0.002 μ F (see Figure 63).
9. For voltage-loss tests, the switched-capacitor section is connected as a voltage inverter, with SCREF, OSC, and FB/SD unconnected. The voltage losses may be higher in other configurations.
10. Output resistance is defined as the slope of the curve (Δ V_O vs Δ I_O) for output currents of 10 mA to 100 mA. This represents the linear portion of the curve. The incremental slope of the curve is higher at currents less than 10 mA due to the characteristics of the switch transistors.



TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

AMPLIFIER AND SWITCHED-CAPACITOR SECTIONS CONNECTED

electrical characteristics, $V_{CC+} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (see Figure 4)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum positive peak output voltage swing, V_{OM+}	$R_L = 10\text{ k}\Omega$		3.7		V
	$R_L = 600\ \Omega$		3.5		
	$R_L = 100\ \Omega$		3.1		
Maximum negative peak output voltage swing, V_{OM-}	$R_L = 10\text{ k}\Omega$		-3.7		V
	$R_L = 600\ \Omega$		-3.0		
	$R_L = 100\ \Omega$		-2.2		
Voltage loss, $SCIN - SCOUT $ (see Note 9)	$C_{IN} = C_{OUT} = 100\text{-}\mu\text{F}$ tantalum, $V_{ID} = -100\text{ mV}$, Both amplifiers	$R_L = 10\text{ k}\Omega$	0.46		V
		$R_L = 600\ \Omega$	0.50		
		$R_L = 100\ \Omega$	0.9		


NOTES: 9. For voltage-loss tests, the switched-capacitor section is connected as a voltage inverter with SCREF, OSC, and FB/SD unconnected. The voltage losses may be higher in other configurations.

supply current (no load), $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply current	$V_{CC+} = 5\text{ V}$, $SCIN = 5\text{ V}$, $V_{(FB/SD)} = 2.5\text{ V}$, $V_O = 0$		3.4		mA
Supply current in shutdown	$V_{CC+} = 5\text{ V}$, $SCIN = 5\text{ V}$, $V_{(FB/SD)} = 0\text{ V}$, $V_O = 0$		265		μA

PARAMETER MEASUREMENT INFORMATION

operational amplifier



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit





Figure 2. Noise-Voltage Test Circuit

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 3. Unity-Gain Bandwidth and Phase-Margin Test Circuit

amplifier input bias offset current

At the picoampere bias-current level typical of the TLE2662, accurate measurement of the amplifier's bias current becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied but with no device in the socket. The device is then inserted into the socket and a second test that measures both the socket leakage and the device input bias current is performed. The two measurements are then subtracted algebraically to determine the bias current of the device.




Figure 4. Test Circuit

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS

Table of Graphs

operational amplifier section

			FIGURE
V_{IO}	Input offset voltage	Distribution	5
I_{IB}	Input bias current	vs Free-air temperature	6
I_{IO}	Input offset current	vs Free-air temperature	6
V_{IC}	Common-mode input voltage	vs Free-air temperature	7
V_{OM}	Maximum peak output voltage	vs Output current vs Supply voltage	8, 9 10, 11, 12
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	13, 14
A_{VD}	Differential voltage amplification	vs Frequency	15
		vs Free-air temperature	16
I_{OS}	Short-circuit output current	vs Time	17
		vs Free-air temperature	18
z_o	Output impedance	vs Frequency	19
CMRR	Common-mode rejection ratio	vs Frequency	20
I_{CC}	Supply current	vs Supply voltage	21
		vs Free-air temperature	22
	Pulse response	Small signal	23, 24
		Large signal	25, 26
	Noise voltage (referenced to input)	0.1 to 10 Hz	27
V_n	Equivalent input noise voltage	vs Frequency	28
THD	Total harmonic distortion	vs Frequency	29, 30
B_1	Unity-gain bandwidth	vs Supply voltage	31
		vs Free-air temperature	32
ϕ_m	Phase margin	vs Supply voltage	33
		vs Load capacitance	34
		vs Free-air temperature	35
	Phase shift	vs Frequency	15

switched-capacitor section

	Shutdown threshold voltage	vs Free-air temperature	36
I_{CC}	Supply current	vs Input voltage	37
f_{osc}	Oscillator frequency	vs Free-air temperature	38
	Supply current in shutdown	vs Input voltage	39
	Average supply current	vs Output current	40
	Output voltage loss	vs Input capacitance	41
		vs Oscillator frequency	42, 43
V_O	Regulated output voltage	vs Free-air temperature	44
		Reference voltage change	45
		Voltage loss	46

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

**DISTRIBUTION OF
INPUT OFFSET VOLTAGE**




Figure 5

**INPUT BIAS CURRENT
AND INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 6

**COMMON-MODE INPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 7

**MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE
vs
OUTPUT CURRENT**




Figure 8

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE
vs
OUTPUT CURRENT




Figure 9

MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE




Figure 10

MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE




Figure 11

MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE




Figure 12

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION




Figure 13




Figure 14

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION and PHASE SHIFT vs FREQUENCY




Figure 15

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

TLE2662

DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B - DECEMBER 1992 - REVISED AUGUST 1994

TYPICAL CHARACTERISTICS† OPERATIONAL AMPLIFIER SECTION

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION

vs
FREE-AIR TEMPERATURE




Figure 16

SHORT-CIRCUIT OUTPUT CURRENT

vs
TIME




Figure 17

SHORT-CIRCUIT OUTPUT CURRENT

vs
FREE-AIR TEMPERATURE




Figure 18

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

OUTPUT IMPEDANCE
vs
FREQUENCY




Figure 19

COMMON-MODE REJECTION RATIO
vs
FREQUENCY




Figure 20

SUPPLY CURRENT
vs
SUPPLY VOLTAGE




Figure 21

SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE




Figure 22

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE




Figure 23

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE




Figure 24

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 25

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 26

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

NOISE VOLTAGE
(REFERRED TO INPUT)
0.1 TO 10 Hz




Figure 27

EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY




Figure 28

TOTAL HARMONIC DISTORTION
vs
FREQUENCY




Figure 29

TOTAL HARMONIC DISTORTION
vs
FREQUENCY




Figure 30

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

**TYPICAL CHARACTERISTICS†
 OPERATIONAL AMPLIFIER SECTION**

**UNITY-GAIN BANDWIDTH
 vs
 SUPPLY VOLTAGE**




Figure 31

**UNITY-GAIN BANDWIDTH
 vs
 FREE-AIR TEMPERATURE**




Figure 32

**PHASE MARGIN
 vs
 SUPPLY VOLTAGE**




Figure 33

**PHASE MARGIN
 vs
 LOAD CAPACITANCE**




Figure 34

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION




Figure 35




Figure 36




Figure 37

† Data applies for the amplifier block only; the switched-capacitor block is not supplying V_{CC-} supply.



TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†
SWITCHED-CAPACITOR SECTION

OSCILLATOR FREQUENCY
vs
FREE-AIR TEMPERATURE




Figure 38

SUPPLY CURRENT IN SHUTDOWN
vs
INPUT VOLTAGE




Figure 39

AVERAGE SUPPLY CURRENT
vs
OUTPUT CURRENT




Figure 40

OUTPUT VOLTAGE LOSS
vs
INPUT CAPACITANCE




Figure 41

† Data applies for the switched-capacitor block only. Amplifier block is not connected.

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†
SWITCHED-CAPACITOR SECTION

OUTPUT VOLTAGE LOSS
vs
OSCILLATOR FREQUENCY




Figure 42

OUTPUT VOLTAGE LOSS
vs
OSCILLATOR FREQUENCY




Figure 43

REGULATED OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 44

REFERENCE VOLTAGE CHANGE
vs
FREE-AIR TEMPERATURE




Figure 45

† Data applies for the switched-capacitor block only. Amplifier block is not connected.

TYPICAL CHARACTERISTICS†
SWITCHED-CAPACITOR SECTION




Figure 46

† Data applies for the switched-capacitor block only. Amplifier block is not connected.

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

APPLICATION INFORMATION

amplifier section

input characteristics

The TLE2662 is specified with a minimum and a maximum input voltage that if exceeded at either input, could cause the device to malfunction.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLE2662 operational amplifier section is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause degradation in system performance. It is a good practice to include guard rings around inputs (see Figure 47). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.





Figure 47. Use of Guard Rings

switched-capacitor section



† External capacitors

Figure 48. Functional Block Diagram for Switched-Capacitor Block Only

APPLICATION INFORMATION

switched-capacitor section (continued)

The TLE2662, with its high-output-drive amplifiers and switched-capacitor voltage converter, readily lends itself to applications like headphone drivers where large signal swing into heavy loads is paramount. Another application is analog-to-digital interfacing when only a single rail is available to the system, but maximization of the ADC dynamic range is key. See Figure 48 for the functional block diagram of the switched-capacitor block.

typical application

In its most basic configuration, the TLE2662 switched-capacitor section is used as a voltage inverter to provide the negative rail for the amplifiers in a single-supply system. As shown in Figure 49, the positive 5-V supply is connected to both V_{CC+} and SCIN. V_{CC-} is connected to the output of the charge pump, SCOUT. Only three external components (excluding the resistors used with the amplifiers) are necessary: the storage capacitors, CIN and COUT, and a fast-recovery Schottky diode to clamp SCOUT during start up. The diode is necessary because the amplifiers present a load referenced to the positive rail and tends to pull SCOUT above ground, which can cause the device to fail to start up (see pin functions section in APPLICATION INFORMATION). As shown in Figure 50, one amplifier is shown driving a resistive load; the other is interfacing to an analog-to-digital converter (ADC).




Figure 49. Switched-Capacitor Block Supplying Negative Rail for Amplifiers

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

APPLICATION INFORMATION

typical application (continued)




Figure 50. Equivalent Schematic: Amplifier 1 Driving Resistive Load, Amplifier 2 Interfacing to an ADC

Though simple, this configuration has the inherent disadvantage of having ripple and switching-noise components on SCOUT. These are coupled into the amplifier's signal path, effectively introducing distortion into the output waveform. The effect is most pronounced when the outputs are driven low, loading the negative rail generated by the charge pump. A first approach to minimizing these effects is to increase the size of COUT using a low-ESR type capacitor (refer to the switched-capacitor selection section under capacitor selection and output ripple). Figures 51 and 52 compare the ripple and noise present at the amplifier output with COUT = 10 μ F and COUT = 100 μ F, respectively, with the outputs driven low into a 600- Ω load.

APPLICATION INFORMATION

typical application (continued)

**RIPPLE AND SWITCHING NOISE ON
 AMPLIFIER OUTPUT
 vs
 TIME**




Figure 51

**RIPPLE AND SWITCHING NOISE ON
 AMPLIFIER OUTPUT
 vs
 TIME**




Figure 52

Additional filtering can be added between SCOUT and V_{CC-} to further reduce ripple and noise. For example, adding the simple low-pass LC filter shown in Figure 53, implemented using a 50- μ H inductor and 220- μ F capacitor (available in surface mount), results in the reduced levels of ripple and switching noise at the amplifier's outputs (see Figures 54 and 55). Larger values of L or C can be used for even better attenuation.




Figure 53. LC Filter Used to Reduce Ripple and Switching Noise, $f_r = 1/2\pi\sqrt{LC}$, $A = -40$ dB Per Decade

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

APPLICATION INFORMATION

typical application (continued)

RIPPLE AND SWITCHING NOISE ON AMPLIFIER OUTPUT
vs
TIME




Figure 54

RIPPLE AND SWITCHING NOISE ON AMPLIFIER OUTPUT
vs
TIME




Figure 55

APPLICATION INFORMATION

precision measurement techniques

In systems where the amplifier outputs are being sampled by an analog-to-digital converter (ADC), the switched-capacitor network can be temporarily disabled by applying a voltage of less than 0.45 V to FB/SD. This is easily accomplished using any open-collector gate (shown by dashed lines in Figure 49). When disabled, the internal switches are set to dump any remaining charge onto COUT. The voltage at SCOUT decays to zero at a rate dependent on both the size of COUT and loading. During this time, the amplifier's outputs are free of any switching-induced ripple and noise. Figure 56 shows the relationship of the output voltage decay time to the size of the output storage capacitor when one channel of the amplifier is driving a 100- Ω load to ground. SCOUT rises again when the external gate is turned off (see Figure 57).




Figure 56




Figure 57


The amplifier's negative input common-mode voltage limit (V_{ICR-}) is specified as an offset from the negative rail. Care should be taken to ensure that the input signal does not violate this limit as SCOUT decays. The negative output voltage swing is similarly affected by the gradual loss of the negative rail.

This application takes advantage of the otherwise unused SCREF output of the switched-capacitor block to bias one amplifier to 2.5 V. This is especially useful when the amplifier is followed by an ADC, keeping the signal centered in the middle of the converter dynamic range. Other biasing methods may be necessary in precision systems.

In Figure 58, SCREF, R1, and R2 are used to generate a feedback voltage to the TLE2662 error amplifier. This voltage, fed into FB/SD, is used to regulate the voltage at SCOUT. When used this way, there is higher voltage loss ($SCIN - ISCOUTI$) associated with the regulation. For example, the inverter generates an unregulated voltage of approximately -4.5 V from a positive 5-V source; it can achieve a regulated output voltage of only about -3.5 V. Though this reduces the amplifier input and output dynamic range, both V_{ICR-} and V_{OL} still extend to below ground.

APPLICATION INFORMATION

precision measurement techniques (continued)



Where: SCREF = 2.5 V Nominal

Figure 58. Voltage Inverter With Regulated Output

The reference voltage, though being used as part of the regulation circuitry, is still available for other uses if total current drawn from it is limited to under 60 μ A. The shutdown feature also remains available, though a restart pulse may be necessary to start the switched-capacitor if the voltage on COUT is not fully discharged. This restart pulse is isolated from the feedback loop using a blocking diode in the regulation section.

The circuit designer should be aware that the TLE2662 amplifier and switched-capacitor sections are tested and specified separately. Performance may differ from that shown in the typical characteristics section when used together. This is evident, for example, in the dependence of V_{ICR-} and V_{OL} on V_{CC-} . The impact of supplying the amplifier negative rail using the switched-capacitor block in each design should be considered and carefully evaluated.

The more esoteric features of the switched-capacitor building block, including external synchronization of the internal oscillator and power dissipation considerations, are covered in detail in the following section.

APPLICATION INFORMATION

switched-capacitor function

A review of a basic switched-capacitor building block is helpful in understanding the operation of the TLE2662. When the switch shown in Figure 59 is in the left position, capacitor C1 charges to the voltage at V1. The total charge on C1 is $q_1 = C1V_1$. When the switch is moved to the right, C1 is discharged to the voltage at V2. After this discharge time, the charge on C1 is $q_2 = C1V_2$. The charge has been transferred from the source V1 to the output V2. The amount of charge transferred is as shown in equation 1.

$$\Delta q = q_1 - q_2 = C1(V_1 - V_2) \tag{1}$$

If the switch is cycled f times per second, the charge transfer per unit time (i.e., current) is shown in equation 2.

$$I = f \times \Delta q = f \times C1(V_1 - V_2) \tag{2}$$

To obtain an equivalent resistance for a switched-capacitor network, this equation can be rewritten in terms of voltage and impedance equivalence as shown in equation 3.

$$I = \frac{V_1 - V_2}{(1/fC1)} = \frac{V_1 - V_2}{R_{EQUIV}} \tag{3}$$




Figure 59. Switched-Capacitor Block

A new variable, R_{EQUIV} , is defined as $R_{EQUIV} = 1/fC1$. The equivalent circuit for the switched-capacitor network is as shown in Figure 60. The TLE2662 has the same switching action as the basic switched-capacitor voltage converter. Even though this simplification does not include finite switch-on resistance and output-voltage ripple, it provides an insight into how the device operates.

These simplified circuits explain voltage loss as a function of oscillator frequency (see Figure 43). As oscillator frequency is decreased, the output impedance is eventually dominated by the $1/fC1$ term and voltage losses rise.

Voltage losses also rise as oscillator frequency increases. This is caused by internal switching losses that occur due to some finite charge being lost on each switching cycle. This charge loss per-unit-cycle, when multiplied by the switching frequency, becomes a current loss. At high frequency, this loss becomes significant and voltage losses again rise. The oscillator of the TLE2662 switched-capacitor section is designed to run in the frequency band where voltage losses are at a minimum.




Figure 60. Switched-Capacitor Equivalent Circuit

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

APPLICATION INFORMATION

pin functions (see functional block diagram – converter)

Supply voltage (SCIN) alternately charges CIN to the input voltage when CIN is switched in parallel with the input supply, and then transfers charge to COUT when CIN is switched in parallel with COUT. Switching occurs at the oscillator frequency. During the time that CIN is charging, the peak supply current is approximately 2.2 times the output current. During the time that CIN is delivering a charge to COUT, the supply current drops to approximately 0.2 times the output current. An input supply bypass capacitor supplies part of the peak input current drawn by the TLE2662 switched-capacitor section and averages out the current drawn from the supply. A minimum input supply bypass capacitor of 2 μ F, preferably tantalum or some other low-ESR type, is recommended. A larger capacitor is desirable in some cases. An example is when the actual input supply is connected to the TLE2662 through long leads or when the pulse currents drawn by the TLE2662 might affect other circuits through supply coupling.

In addition to being the output pin, SCOUT is tied to the substrate of the device. Special care must be taken in TLE2662 circuits to avoid making SCOUT positive with respect to any of the other pins. For circuits with the output load connected from V_{CC+} to SCOUT or from some external positive supply voltage to SCOUT, an external Schottky diode must be added (see Figure 61). This diode prevents SCOUT from being pulled above the GND during start up. A fast-recovery diode such as IN4933 with low forward voltage ($V_f \approx 0.2$ V) can be used.




Figure 61. Circuit With Load Connected From V_{CC} to SCOUT

The voltage reference (SCREF) output provides a 2.5-V reference point for use in TLE2662-based regulator circuits. The temperature coefficient (TC) of the reference voltage has been adjusted so that the TC of the regulated output voltage is near zero. As seen in the typical performance curves, this requires the reference output to have a positive TC. This nonzero drift is necessary to offset a drift term inherent in the internal reference divider and comparator network tied to the feedback pin. The overall result of these drift terms is a regulated output that has a slight positive TC at output voltages below 5 V and a slight negative TC at output voltages above 5 V. For regulator-feedback networks, reference output current should be limited to approximately 60 μ A. SCREF draws approximately 100 μ A when shorted to ground and does not affect the internal reference/regulator. This pin can also be used as a pullup for TLE2662 circuits that require synchronization.

APPLICATION INFORMATION

pin functions (continued)

CAP+ is the positive side of input capacitor (CIN) and is alternately driven between V_{CC} and ground. When driven to V_{CC}, CAP+ sources current from V_{CC}. When driven to ground, CAP+ sinks current to ground. CAP- is the negative side of the input capacitor and is driven alternately between ground and SCOUT. When driven to ground, CAP- sinks current to ground. When driven to SCOUT, CAP- sources current from COUT. In all cases, current flow in the switches is unidirectional as should be expected when using bipolar switches.

OSC can be used to raise or lower the oscillator frequency or to synchronize the device to an external clock. Internally, OSC is connected to the oscillator timing capacitor (C_t ≈ 150 pF), which is alternately charged and discharged by current sources of ±7 μ A, so that the duty cycle is approximately 50%. The TLE2662 switched-capacitor section oscillator is designed to run in the frequency band where switching losses are minimized. However, the frequency can be raised, lowered, or synchronized to an external system clock if necessary.

The frequency can be increased by adding an external capacitor (C2 in Figure 62) in the range of 5 pF–20 pF from CAP+ to OSC. This capacitor couples a charge into C_t at the switch transitions. This shortens the charge and discharge time and raises the oscillator frequency. Synchronization can be accomplished by adding an external pullup resistor from OSC to SCREF. A 20-k Ω pullup resistor is recommended. An open-collector gate or an npn transistor can then be used to drive OSC at the external clock frequency as shown in Figure 62. The frequency can be lowered by adding an external capacitor (C₁ in Figure 62) from OSC to ground. This increases the charge and discharge times, which lowers the oscillator frequency.




Figure 62. External Clock System

The feedback/shutdown (FB/SD) pin has two functions. Pulling FB/SD below the shutdown threshold (≈ 0.45 V) puts the device into shutdown. In shutdown, the reference/regulator is turned off and switching stops. The switches are set such that both CIN and COUT are discharged through the output load. Quiescent current in shutdown drops to approximately 100 μ A. Any open-collector gate can be used to put the TLE2662 into shutdown. For normal (unregulated) operation, the device restarts when the external gate is shut off. In TLE2662 circuits that use the regulation feature, the external resistor divider can provide enough pull-down to keep the device in shutdown until the output capacitor (COUT) has fully discharged. For most applications

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

APPLICATION INFORMATION

where the TLE2662 is run intermittently, this does not present a problem because the discharge time of the output capacitor is short compared to the off time of the device. In applications where the device has to start-up before the output capacitor (COUT) has fully discharged, a restart pulse must be applied to FB/SD of the TLE2662.

Using the circuit shown in Figure 63, the restart signal can be either a pulse ($t_p > 100 \mu s$) or a logic high. Diode coupling the restart signal into FB/SD allows the output voltage to rise and regulate without overshoot. The resistor divider R3/R4 shown in Figure 63 should be chosen to provide a signal level at FB/SD of 0.7 V – 1.1 V. FB/SD is also the inverting input of the TLE2662 switched-capacitor section error amplifier, and as such can be used to obtain a regulated output voltage.




Figure 63. Basic Regulation Configuration

regulation

The error amplifier of the TLE2662 switched-capacitor section drives the npn switch to control the voltage across the input capacitor (CIN), which determines the output voltage. When the reference and error amplifier of the TLE2662 is used, an external resistive divider is all that is needed to set the regulated output voltage. Figure 63 shows the basic regulator configuration and the formula for calculating the appropriate resistor values. R1 should be 20 k Ω or greater because the reference current is limited to $\pm 100 \mu A$. R2 should be in the range of 100 k Ω to 300 k Ω . Frequency compensation is accomplished by adjusting the ratio of CIN to COUT. For best results, this ratio should be approximately 1 to 10. Capacitor C1, required for good load regulation, should be 0.002 μF for all output voltages.

APPLICATION INFORMATION

regulation (continued)

The functional block diagram shows that the maximum regulated output voltage is limited by the supply voltage. For the basic configuration, |SCOUT| referenced to GND of the TLE2662 must be less than the total of the supply voltage minus the voltage loss due to the switches. The voltage loss versus output current due to the switches can be found in the typical performance curves.

capacitor selection

While the exact values of CIN and COUT are noncritical, good-quality low-ESR capacitors such as solid tantalum are necessary to minimize voltage losses at high currents. For CIN, the effect of the equivalent series resistance (ESR) of the capacitor is multiplied by four, since switch currents are approximately two times higher than output current. Losses occur on both the charge and discharge cycle, which means that a capacitor with 1 Ω of ESR for CIN has the same effect as increasing the output impedance of the switched-capacitor section by 4 Ω . This represents a significant increase in the voltage losses. COUT is alternately charged and discharged at a current approximately equal to the output current. The ESR of the capacitor causes a step function to occur in the output ripple at the switch transitions. This step function degrades the output regulation for changes in output load current and should be avoided. A technique used is to parallel a smaller tantalum capacitor with a large aluminum electrolytic capacitor to gain both low ESR and reasonable cost.

output ripple

The peak-to-peak output ripple is determined by the output capacitor and the output current values. Peak-to-peak output ripple is approximated as shown in equation 4:

$$\Delta V = \frac{I_O}{2 f_{OSC} C_O} \quad (4)$$

where:

ΔV = peak-to-peak ripple
 f_{OSC} = oscillator frequency

For output capacitors with significant ESR, a second term must be added to account for the voltage step at the switch transitions. This step is approximately equal to equation 5:

$$(2I_O) (\text{ESR of } C_O) \quad (5)$$

power dissipation (switched-capacitor section only)

The power dissipation of any TLE2662 circuit must be limited so that the junction temperature of the device does not exceed the maximum junction temperature ratings. The total power dissipation is calculated from two components, the power loss due to voltage drops in the switches, and the power loss due to drive current losses. The total power dissipated by the TLE2662 is calculated as shown in equation 6:

$$P \approx (V_{CC} - |V_O|) I_O + (V_{CC}) (I_O) (0.2) \quad (6)$$

where both V_{CC} and SCOUT refer to GND. The power dissipation is equivalent to that of a linear regulator. Due to limitations of the DW package, steps must be taken to dissipate power externally for large input or output differentials. This is accomplished by placing a resistor in series with CIN as shown in Figure 64. A portion of the input voltage is dropped across this resistor without affecting the output regulation. Since switch current is approximately 2.2 times the output current and the resistor causes a voltage drop when CIN is both charging and discharging, the resistor chosen is as shown in equation 7.

TLE2662
DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994

APPLICATION INFORMATION

power dissipation (continued)

$$R_X = V_X / (4.4 I_O) \quad (7)$$

where:

$$V_X \approx V_{CC-} \left[(\text{TLE2662 voltage loss}) (1.3) + |V_O| \right]$$

and I_{OUT} = maximum required output current. The factor of 1.3 allows some operating margin for the TLE2662.

When using a 12-V to -5-V converter at 100-mA output current, calculate the power dissipation without an external resistor as shown in equation 8.

$$P = (12 \text{ V} - | -5 \text{ V} |) (100 \text{ mA}) + (12 \text{ V}) (100 \text{ mA}) (0.2) \quad (8)$$

$$P = 700 \text{ mW} + 240 \text{ mW} = 940 \text{ mW}$$




Figure 64. Power-Dissipation-Limiting Resistor in Series With CIN

At θ_{JA} of 130°C/W for a commercial plastic device, a junction temperature rise of 122°C is seen. The device exceeds the maximum junction temperature at an ambient temperature of 25°C. To calculate the power dissipation with an external-resistor (R_X), determine how much voltage can be dropped across R_X . The maximum voltage loss of the TLE2662 in the standard regulator configuration at 100 mA output current is 1.6 V (see equation 9).

$$V_X = 12 \text{ V} - [(1.6 \text{ V}) (1.3) + | -5 \text{ V} |] = 4.9 \text{ V} \quad (9)$$

and

$$R_X = 4.9 \text{ V} / (4.4) (100 \text{ mA}) = 11 \Omega$$

TLE2662 DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B – DECEMBER 1992 – REVISED AUGUST 1994


APPLICATION INFORMATION

power dissipation (continued)

The resistor reduces the power dissipated by the TLE2662 by $(4.9 \text{ V}) (100 \text{ mA}) = 490 \text{ mW}$. The total power dissipated by the TLE2662 is equal to $(940 \text{ mW} - 490 \text{ mW}) = 450 \text{ mW}$. The junction temperature rise is 58°C . Although commercial devices are functional up to a junction temperature of 125°C , the specifications are tested to a junction temperature of 100°C . In this example, this means limiting the ambient temperature to 42°C . To allow higher ambient temperatures, the thermal resistance numbers for the TLE2662 packages represent worst-case numbers with no heat sinking and still air. Small clip-on heat sinks can be used to lower the thermal resistance of the TLE2662 package. Airflow in some systems helps to lower the thermal resistance. Wide PC board traces from the TLE2662 leads helps to remove heat from the device. This is especially true for plastic packages.

basic voltage inverter

The switched-capacitor block is connected as a basic voltage inverter with regulation as shown in Figure 65. The magnitude of SCIN must exceed that of the desired SCOUT to accommodate voltage losses due to switching and regulation. Losses of 1 V to 2 V are typical.



$$R2 = R1 \left(\frac{|SCOUT|}{\frac{SCREF}{2} - 40 \text{ mV}} + 1 \right) = R1 \left(\frac{|SCOUT|}{1.121 \text{ V}} + 1 \right)$$

Figure 65. Basic Voltage Inverter/Regulator

TLE2662

DUAL μ POWER JFET-INPUT OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS118B - DECEMBER 1992 - REVISED AUGUST 1994

APPLICATION INFORMATION

positive voltage doubler

In this configuration (see Figure 66), the voltage converter is configured as a positive voltage doubler providing a higher positive rail, approximately 9 V for the amplifiers or other external circuitry. Filtering (not shown) of the output of the doubler may be necessary.





Figure 66. Voltage Converter Configured as Positive Doubler

TLE2682

HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

- Single-Supply Operation With Rail-to-Rail Inputs
- ± 30 -mA Min Short-Circuit Output Current
- Wide V_{CC} Range . . . 3.5 V to 15 V
- V_{OUT} Supplies up to 100 mA for External Loads
- Shutdown Mode
- External 2.5-V Voltage Reference Available
- 40-V/ μ s Slew Rate Typ
- High Gain-Bandwidth Product . . . 10 MHz



description

The TLE2682 offers the advantages of JFET-input operational amplifiers and rail-to-rail common-mode input voltage range with the convenience of single-supply operation. By combining a switched-capacitor voltage converter with a dual operational amplifier in a single package, Texas Instruments now gives circuit designers new options for conditioning low-level signals in single-supply systems.

The TLE2682 features two high-speed, high-output drive JFET-input operational amplifiers with a switched-capacitor building block. Using two external capacitors, the switched-capacitor network can be configured as a voltage inverter generating a negative supply voltage capable of sourcing up to 100 mA. This supply functions not only as the amplifier's negative rail but is also available to drive external circuitry. In this configuration, the amplifier common-mode input voltage range extends from the positive rail to below ground, thus providing true rail-to-rail inputs from a single supply. Furthermore, the outputs can swing to and below ground while sinking over 25 mA. This feature was previously unavailable in operational amplifier circuits. The TLE2682 operational amplifier section has output stages that can drive 20-mA loads to 2.3 V with a 5-V rail. With a 2-mA load, the output swing extends to 3.9 V.

This amplifier design features a 25-V/ μ s minimum slew rate, which results in a high-power bandwidth. Settling time to 0.1% of a 10-V step (1-k Ω /100-pF load) is approximately 400 ns. Gain-bandwidth product is typically 10 MHz with an 8-MHz minimum. The TLE2682 offers significant speed and noise advantages at a low 1.5-mA typical supply current per channel.

The TLE2682 features a shutdown pin (FB/SD), which can be used to disable the switched-capacitor section. When disabled, the switched-capacitor voltage converter block draws less than 150 μ A from the power supply, V_{IN} .

The switched-capacitor voltage converter block also provides an on-board regulator; with the addition of an external divider, a well-regulated output voltage is easily obtained. The internal oscillator runs at a nominal frequency of 25 kHz. This can be synchronized to an external clock signal or can be varied using an external capacitor. A 2.5-V reference is brought out to V_{REF} for use with the on-board regulator or external circuitry. Additional filtering can be added to minimize switching noise.

The TLE2682 is characterized for operation over the industrial temperature range of -40°C to 85°C . This device is available in a 16-pin wide-body surface-mount package.

AVAILABLE OPTION

T_A	PACKAGE
	SMALL OUTLINE (DW)
-40°C to 85°C	TLE2682IDW

The DW package is available taped and reeled. Add the suffix R to the device type, (i.e., TLE2682IDWR).

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1993, Texas Instruments Incorporated

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

functional block diagram



**ACTUAL DEVICE
 COMPONENT COUNT**

AMPLIFIER BLOCK		SWITCHED-CAPACITOR BLOCK	
Transistors	57	Transistors	71
Resistors	37	Resistors	44
Diodes	5	Diodes	2
Capacitors	11	Capacitors	5

TLE2682

HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{IN} (see Note 1)	16 V
Supply voltage, V_{CC+} (see Note 2)	16 V
Supply voltage, V_{CC-} (see Note 2)	–16 V
Differential input voltage, V_{ID} (see Note 3)	32 V
Input voltage, V_I (any input of amplifier) (see Note 2)	$V_{CC\pm}$
Input voltage range, V_I (FB/SD) (see Note 1)	0 V to V_{IN}
Input voltage range, V_I (OSC) (see Note 1)	0 V to V_{REF}
Input current, I_I (each input of amplifier)	± 1 mA
Output current, I_O (each output of amplifier)	± 80 mA
Total current into V_{CC+}	160 mA
Total current out of V_{CC-}	160 mA
Duration of short-circuit current at (or below) $T_A = 25^\circ\text{C}$ (see Note 4) (each amplifier)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Junction temperature (see Note 5)	150°C
Operating free-air temperature range, T_A	–40°C to 85°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. Voltage values are with respect to the switched-capacitor block GND pin.
 2. Voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 3. Differential voltages are at $IN+$ with respect to $IN-$.
 4. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
 5. The devices are functional up to the absolute maximum junction temperature.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DW	1025 mW	8.2 mW/°C	656 mW	533 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{CC+}/V_{IN}	3.5	15	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} = \pm 5$ V		V
	$V_{CC\pm} = \pm 15$ V		
Output current at V_{OUT} , I_O	0	100	mA
Operating free-air temperature, T_A	–40	85	°C



TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

OPERATIONAL AMPLIFIER SECTION

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A †	MIN	TYP	MAX	UNIT	
V_{IO}	Input offset voltage	$V_{IC} = 0,$ $R_S = 50\ \Omega$	$V_O = 0,$	25°C	0.9	7.5		mV	
				Full range		9			
α_{VIO}	Temperature coefficient of input offset voltage			Full range	2.4	25		$\mu\text{V}/^\circ\text{C}$	
I_{IO}	Input offset current	$V_{IC} = 0,$ See Figure 4	$V_O = 0,$	25°C	5	100		pA	
				Full range		950			
I_{IB}	Input bias current			25°C	15	175		pA	
				Full range		2		nA	
V_{ICR}	Common-mode input voltage range	$R_S = 50\ \Omega$		25°C	5 to -1	5 to -1.9		V	
				Full range	5 to -0.8				
V_{OM+}	Maximum positive peak output voltage swing			25°C	3.8	4.1		V	
				Full range	3.7				
				25°C	3.5	3.9			
				Full range	3.4				
V_{OM-}	Maximum negative peak output voltage swing			25°C	1.5	2.3		V	
				Full range	1.5				
				25°C	-3.8	-4.2			
				Full range	-3.7				
V_{OM-}	Maximum negative peak output voltage swing			25°C	-3.5	-4.1		V	
				Full range	-3.4				
				25°C	-1.5	-2.4			
				Full range	-1.5				
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 2.3\text{ V}$		$R_L = 600\ \Omega$	25°C	75	91	dB	
					Full range	74			
				$R_L = 2\text{ k}\Omega$	25°C	85	100		
					Full range	84			
				$R_L = 10\text{ k}\Omega$	25°C	90	106		
					Full range	89			
r_i	Input resistance	$V_{IC} = 0$		25°C		10^{12}		Ω	
c_i	Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C		11		pF	
			Differential	25°C		2.5			
z_o	Open-loop output impedance	$f = 1\text{ MHz}$		25°C		80		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50\ \Omega$	$V_O = 0,$	25°C	70	89		dB	
				Full range	68				
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\text{ V to } \pm 15\text{ V},$ $V_O = 0$	$R_S = 50\ \Omega$	25°C	82	99		dB	
				Full range	80				
I_{CC}	Supply current (both channels)	$V_O = 0,$	No load	25°C	2.7	2.9	3.6	mA	
				Full range			3.6		
a_x	Crosstalk attenuation	$V_{IC} = 0,$	$R_L = 2\text{ k}\Omega$	25°C		120		dB	
I_{OS}	Short-circuit output current	$V_O = 0$		25°C	$V_{ID} = 1\text{ V}$		-35	mA	
					$V_{ID} = -1\text{ V}$		45		

† Full range is -40°C to 85°C .



TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 5\text{ V}$

PARAMETER		TEST CONDITIONS		T_A^\dagger	MIN	TYP	MAX	UNIT
SR+	Positive slew rate	$V_{O(PP)} = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, See Figure 1		25°C	35			V/ μs
				Full range	20			
SR-	Negative slew rate	$V_{O(PP)} = \pm 2.3\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, See Figure 1		25°C	38			V/ μs
				Full range	20			
	Settling time	$A_{VD} = -1$, 2-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	To 10 mV	25°C	0.25			μs
			To 1 mV		0.4			
V_n	Equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	f = 10 Hz	25°C	28			nV/ $\sqrt{\text{Hz}}$
			f = 10 kHz		11.6			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	f = 10 Hz to 10 kHz	25°C	6			μV
			f = 0.1 Hz to 10 Hz		0.6			
I_n	Equivalent input noise current	$V_{IC} = 0$,	f = 10 kHz	25°C	2.8			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 5\text{ V}$, f = 1 k Hz, $R_S = 25\ \Omega$	$A_{VD} = 10$, $R_L = 2\text{ k}\Omega$,	25°C	0.013%			
B_1	Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$,	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	9.4			MHz
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 4\text{ V}$, $R_L = 2\text{ k}\Omega$,	$A_{VD} = -1$, $C_L = 25\text{ pF}$	25°C	2.8			MHz
ϕ_m	Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$,	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	56°			

† Full range is 40°C to 85°C.



TLE2682

HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A^\dagger	MIN	TYP	MAX	UNIT	
V_{IO}	Input offset voltage	$V_{IC} = 0,$ $R_S = 50\ \Omega$	$V_O = 0,$	25°C	1.1	7.5		mV	
				Full range		9			
α_{VIO}	Temperature coefficient of input offset voltage			Full range	2.4	25		$\mu\text{V}/^\circ\text{C}$	
I_{IO}	Input offset current	$V_{IC} = 0,$ See Figure 4	$V_O = 0,$	25°C	6	100		pA	
				Full range		950			
I_{IB}	Input bias current			25°C	20	175		pA	
				Full range		2.5		nA	
V_{ICR}	Common-mode input voltage range	$R_S = 50\ \Omega$		25°C	15 to -11	15 to -11.9		V	
				Full range	15 to -10.8				
V_{OM+}	Maximum positive peak output voltage swing	$I_O = -200\ \mu\text{A}$		25°C	13.8	14.1		V	
				Full range	13.7				
		$I_O = -2\ \text{mA}$		25°C	13.5	13.9			
				Full range	13.4				
		$I_O = -20\ \text{mA}$		25°C	11.5	12.3			
				Full range	11.5				
V_{OM-}	Maximum negative peak output voltage swing	$I_O = 200\ \mu\text{A}$		25°C	-13.8	-14.2		V	
				Full range	-13.7				
		$I_O = 2\ \text{mA}$		25°C	-13.5	-14			
				Full range	-13.4				
		$I_O = 20\ \text{mA}$		25°C	-11.5	-12.4			
				Full range	-11.5				
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}$	$R_L = 600\ \Omega$	25°C	75	96		dB	
					Full range	74			
			$R_L = 2\ \text{k}\Omega$		25°C	90	109		
					Full range	89			
			$R_L = 10\ \text{k}\Omega$		25°C	90	118		
					Full range	89			
r_i	Input resistance	$V_{IC} = 0$		25°C		10^{12}		Ω	
c_i	Input capacitance	$V_{IC} = 0,$ See Figure 5	Common mode	25°C		7.5		pF	
			Differential	25°C		2.5			
z_o	Open-loop output impedance	$f = 1\ \text{MHz}$		25°C		80		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin},$ $R_S = 50\ \Omega$	$V_O = 0,$	25°C	80	98		dB	
				Full range	79				
ksVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5\ \text{V}$ to $\pm 15\ \text{V},$ $V_O = 0,$ $R_S = 50\ \Omega$		25°C	82	99		dB	
				Full range	80				
I_{CC}	Supply current (both channels)	$V_O = 0,$	No load	25°C	2.7	3.1	3.6	mA	
				Full range			3.6		
a_x	Crosstalk attenuation	$V_{IC} = 0,$	$R_L = 2\ \text{k}\Omega$	25°C		120		dB	
I_{OS}	Short-circuit output current	$V_O = 0$	$V_{ID} = 1\ \text{V}$	25°C		-30	-45	mA	
			$V_{ID} = -1\ \text{V}$			30	48		

† Full range is -40°C to 85°C .



TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

operating characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$

PARAMETER		TEST CONDITIONS		T_A^\dagger	MIN	TYP	MAX	UNIT
SR+	Positive slew rate	$V_{O(PP)} = \pm 10\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, See Figure 1		25°C	25	40		V/ μs
				Full range	20			
SR-	Negative slew rate	$V_{O(PP)} = \pm 10\text{ V}$, $A_{VD} = -1$, $R_L = 2\text{ k}\Omega$, See Figure 1		25°C	25	45		V/ μs
				Full range	20			
	Settling time	$A_{VD} = -1$, 10-V step, $R_L = 1\text{ k}\Omega$, $C_L = 100\text{ pF}$	To 10 mV	25°C	0.4			μs
			To 1 mV		1.5			
V_n	Equivalent input noise voltage		f = 10 Hz	25°C	28			nV/ $\sqrt{\text{Hz}}$
			f = 10 kHz		11.6			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$R_S = 20\ \Omega$, See Figure 3	f = 10 Hz to 10 kHz	25°C	6			μV
			f = 0.1 Hz to 10 Hz		0.6			
I_n	Equivalent input noise current	$V_{IC} = 0$,	f = 10 kHz	25°C	2.8			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 20\text{ V}$, f = 1 kHz, $R_S = 25\ \Omega$	$A_{VD} = 10$, $R_L = 2\text{ k}\Omega$,	25°C	0.008%			
B_1	Unity-gain bandwidth	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$,	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	8	10		MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 20\text{ V}$, $R_L = 2\text{ k}\Omega$,	$A_{VD} = -1$, $C_L = 25\text{ pF}$	25°C	478	637		kHz
ϕ_m	Phase margin at unity gain	$V_I = 10\text{ mV}$, $C_L = 25\text{ pF}$,	$R_L = 2\text{ k}\Omega$, See Figure 2	25°C	57°			

† Full range is -40°C to 85°C .

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

SWITCHED-CAPACITOR SECTION

electrical characteristics over recommended supply voltage range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T _A ‡	MIN	TYP	MAX	UNIT
Regulated output voltage, V _{OUT}	V _{CC} = 5 V, T _J = 25°C, R _L (V _{OUT}) = 500 Ω, See Note 6	25°C	-3.75	-4	-4.25	V
	V _{CC} = 7 V, T _J = 25°C, R _L (V _{OUT}) = 500 Ω, See Note 7	25°C	-4.7	-5	-5.2	
Input regulation	V _{CC} = 5 V to 15 V, R _L (V _{OUT}) = 500 Ω, See Note 6	Full range		7	27	mV
	V _{CC} = 7 V to 12 V, R _L (V _{OUT}) = 500 Ω, See Note 7	Full range		5	25	
Output regulation	V _{CC} = 5 V, R _L (V _{OUT}) = 100 Ω to 500 Ω	Full range		20	140	mV
	V _{CC} = 7 V, R _L (V _{OUT}) = 100 Ω to 500 Ω	Full range		20	70	
Voltage loss, V _{CC} - V _{OUT} (see Note 8)	V _{CC} = 7 V, C _{IN} = C _{OUT} = 100-μF tantalum	I _O = 10 mA	Full range	0.35	0.55	V
		I _O = 100 mA	Full range	1.1	1.8	
Output resistance	ΔI _O = 10 mA to 100 mA, See Note 9	Full range		10	15	Ω
Oscillator frequency		Full range	15	25	35	kHz
Reference voltage, V _{ref}	V _{CC} = 5 V, I _{ref} = 50 μA	25°C	2.35	2.5	2.65	V
		Full range	2.25		2.75	
	V _{CC} = 7 V, I _{ref} = 60 μA	25°C	2.35	2.5	2.65	
		Full range	2.25		2.75	
Maximum switch current		25°C		300		mA

† Data applies for the switched-capacitor block only. Amplifier block is not connected.

‡ Full range is -40°C to 85°C.

- NOTES: 6. Regulation specifications are for the switched-capacitor section connected as a positive to negative converter/regulator (see Figure 105) with R₁ = 23.7 kΩ, R₂ = 102.2 kΩ, C_{IN} = 10 μF (tantalum), C_{OUT} = 100 μF (tantalum), and C₁ = 0.002 μF.
7. Regulation specifications are for the switched-capacitor section connected as a positive to negative converter/regulator (see Figure 105) with R₁ = 20 kΩ, R₂ = 102.5 kΩ, C_{IN} = 10 μF (tantalum), C_{OUT} = 100 μF (tantalum) and C₁ = 0.002 μF.
8. For voltage-loss tests, the switched-capacitor section is connected as a voltage inverter, with V_{REF}, OSC, and FB/SD (pins 6, 7, and 9) unconnected. The voltage losses may be higher in other configurations.
9. Output resistance is defined as the slope of the curve (ΔV_O vs ΔI_O) for output currents of 10 mA to 100 mA. This represents the linear portion of the curve. The incremental slope of the curve are higher at currents less than 10 mA due to the characteristics of the switch transistors.

AMPLIFIER AND SWITCHED-CAPACITOR SECTIONS CONNECTED

electrical characteristics, V_{IN} = V_{CC+} = 5 V, T_A = 25°C (see Figure 6)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OM+} Maximum positive peak output voltage swing	R _L = 10 kΩ		4.1		V
	R _L = 600 Ω		3.6		
	R _L = 100 Ω		2.3		
V _{OM-} Maximum negative peak output voltage swing	R _L = 10 kΩ		-3.9		V
	R _L = 600 Ω		-3.3		
	R _L = 100 Ω		-1.9		
Voltage loss, V _{IN} - V _{OUT} (see Note 8)	V _{ID} = -100 mV, C _{IN} = C _{OUT} = 100-μF tantalum	R _L = 10 kΩ		0.55	V
		R _L = 600 Ω		0.65	
		R _L = 100 Ω		0.9	

NOTE 8: For voltage-loss tests, the switched-capacitor section is connected as a voltage inverter, with V_{REF}, OSC, and FB/SD (pins 6, 7, and 9) unconnected. The voltage losses may be higher in other configurations.



TLE2682


HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

supply current (no load), $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply current	$V_{CC+} = 5\text{ V}$, $V_{IN} = 5\text{ V}$, $V_{FB/SD} = 2.5\text{ V}$, $V_O = 0$		8.9		mA
Supply current in shutdown	$V_{CC+} = 5\text{ V}$, $V_{IN} = 5\text{ V}$, $V_{FB/SD} = 0\text{ V}$		2.5		mA

PARAMETER MEASUREMENT INFORMATION



† Includes fixture capacitance

Figure 1. Slew-Rate Test Circuit



† Includes fixture capacitance

Figure 2. Unity-Gain Bandwidth and Phase-Margin Test Circuit




Figure 3. Noise-Voltage Test Circuit




Figure 4. Input-Bias and Offset-Current Test Circuit




Figure 5. Internal Input Capacitance

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 - JUNE 1993

PARAMETER MEASUREMENT INFORMATION

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

input bias and offset current

At the picoampere bias-current level typical of the TLE2682, accurate measurement of the bias currents becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied, but with no device in the socket. The device is then inserted in the socket, and a second test is performed that measures both the socket leakage and the device input bias current (see Figure 6). The two measurements are then subtracted algebraically to determine the bias current of the device.




Figure 6. Bias-Current Test Circuit

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS

Table of Graphs for Operational Amplifier Section

			FIGURE
V_{IO}	Input offset voltage	Distribution	7
αV_{IO}	Temperature coefficient of input offset voltage	Distribution	8
I_{IO}	Input offset current	vs Free-air temperature	9, 10
I_{IB}	Input bias current	vs Free-air temperature vs Supply voltage	9, 10 11
V_{IC}	Common-mode input voltage range	vs Free-air temperature	12
V_{ID}	Differential input voltage	vs Output voltage	13, 14
V_{OM+}	Maximum positive peak output voltage	vs Output current vs Free-air temperature vs Supply voltage	15 17, 18 19
V_{OM-}	Maximum negative peak output voltage	vs Output current vs Free-air temperature vs Supply voltage	16 17, 18 19
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	20
V_O	Output voltage	vs Settling time	21
A_{VD}	Large-signal differential voltage amplification	vs Load resistance vs Free-air temperature vs Frequency	22 23, 24 25, 26
$CMRR$	Common-mode rejection ratio	vs Frequency vs Free-air temperature	27 28
k_{SVR}	Supply voltage rejection ratio	vs Frequency vs Free-air temperature	29 30
I_{CC}	Supply current	vs Supply voltage vs Free-air temperature vs Differential input voltage	31 32 33, 34
I_{OS}	Short-circuit output current	vs Supply voltage vs Time vs Free-air temperature	35 36 37
SR	Slew rate	vs Free-air temperature vs Load resistance vs Differential input voltage	38, 39 40 41
V_n	Equivalent input noise voltage	vs Frequency	42
V_n	Input-referred noise voltage	vs Noise bandwidth Over a 10-second time interval	43 44
	Third-octave spectral noise density	vs Frequency	45
$THD + N$	Total harmonic distortion plus noise	vs Frequency	46, 47
B_1	Unity-gain bandwidth	vs Load capacitance	48
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	49 50
A_m	Gain margin	vs Load capacitance	51
ϕ_m	Phase margin	vs Free-air temperature vs Supply voltage vs Load capacitance	52 53 54
	Phase shift	vs Frequency	25, 26



TYPICAL CHARACTERISTICS

Table of Graphs for Operational Amplifier Section (Continued)

			FIGURE
	Large-signal pulse response, noninverting	vs Time	55
	Small-signal pulse response	vs Time	56
z_o	Output impedance	vs Frequency	57
a_x	Crosstalk attenuation	vs Frequency	58

Table of Graphs for Switched-Capacitor Section

			FIGURE
	Shutdown threshold voltage	vs Free-air temperature	59
I_{CC}	Supply current	vs Input voltage	60
f_{osc}	Oscillator frequency	vs Free-air temperature	61
	Supply current in shutdown	vs Input voltage	62
I_{avg}	Average supply current	vs Output current	63
	Output voltage loss	vs Input capacitance	64
	Output voltage loss	vs Oscillator frequency	65, 66
V_O	Regulated output voltage	vs Free-air temperature	67
ΔV_{REF}	Reference voltage change	vs Free-air temperature	68
	Voltage loss	vs Output current	69

TLE2682

HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS† OPERATIONAL AMPLIFIER SECTION

**DISTRIBUTION OF TLE2682
INPUT OFFSET VOLTAGE**




Figure 7

**DISTRIBUTION OF TLE2682 INPUT OFFSET
VOLTAGE TEMPERATURE COEFFICIENT**




Figure 8

**INPUT BIAS CURRENT AND
INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 9

**INPUT BIAS CURRENT AND
INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 10

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

INPUT BIAS CURRENT
vs
SUPPLY VOLTAGE




Figure 11

COMMON-MODE INPUT VOLTAGE RANGE
vs
TEMPERATURE




Figure 12

DIFFERENTIAL INPUT VOLTAGE
vs
OUTPUT VOLTAGE




Figure 13

DIFFERENTIAL INPUT VOLTAGE
vs
OUTPUT VOLTAGE




Figure 14

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

**TYPICAL CHARACTERISTICS†
 OPERATIONAL AMPLIFIER SECTION**

**MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE
 vs
 OUTPUT CURRENT**




Figure 15

**MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE
 vs
 OUTPUT CURRENT**




Figure 16

**MAXIMUM PEAK OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE**




Figure 17

**MAXIMUM PEAK OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE**




Figure 18

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE




Figure 19

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 20

OUTPUT VOLTAGE
vs
SETTLING TIME




Figure 21

LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
LOAD RESISTANCE







Figure 22

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC} supply.

TLE2682
**HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
 WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER**
 SLOS127 – JUNE 1993

**TYPICAL CHARACTERISTICS†
 OPERATIONAL AMPLIFIER SECTION**



† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

SMALL-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT

vs
FREQUENCY




Figure 26

COMMON-MODE REJECTION RATIO vs
FREQUENCY




Figure 27

COMMON-MODE REJECTION RATIO vs
FREE-AIR TEMPERATURE




Figure 28

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

**TYPICAL CHARACTERISTICS†
 OPERATIONAL AMPLIFIER SECTION**




Figure 29




Figure 30




Figure 31




Figure 32

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION




Figure 33




Figure 34




Figure 35




Figure 36

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.



TLE2682

HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 - JUNE 1993

TYPICAL CHARACTERISTICS† OPERATIONAL AMPLIFIER SECTION

**SHORT-CIRCUIT OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 37

**SLEW RATE
vs
FREE-AIR TEMPERATURE**




Figure 38

**SLEW RATE
vs
FREE-AIR TEMPERATURE**




Figure 39

**SLEW RATE
vs
LOAD RESISTANCE**








Figure 40

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION



† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC} supply.



**TYPICAL CHARACTERISTICS†
 OPERATIONAL AMPLIFIER SECTION**

**THIRD-OCTAVE SPECTRAL NOISE DENSITY
 vs
 FREQUENCY**




Figure 45

**TOTAL HARMONIC DISTORTION PLUS
 NOISE
 vs
 FREQUENCY**




Figure 46

**TOTAL HARMONIC DISTORTION PLUS NOISE
 vs
 FREQUENCY**




Figure 47

**UNITY GAIN BANDWIDTH
 vs
 LOAD CAPACITANCE**




Figure 48

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION

GAIN-BANDWIDTH PRODUCT
vs
FREE-AIR TEMPERATURE




Figure 49

GAIN-BANDWIDTH PRODUCT
vs
SUPPLY VOLTAGE




Figure 50

GAIN MARGIN
vs
LOAD CAPACITANCE




Figure 51

PHASE MARGIN
vs
TEMPERATURE








Figure 52

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION



† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

TYPICAL CHARACTERISTICS†
OPERATIONAL AMPLIFIER SECTION




Figure 57




Figure 58

† Data applies to the operational amplifier block only. Switched-capacitor block is not supplying V_{CC-} supply.

TYPICAL CHARACTERISTICS†
SWITCHED-CAPACITOR SECTION

SHUTDOWN THRESHOLD VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 59

SUPPLY CURRENT
vs
INPUT VOLTAGE




Figure 60

OSCILLATOR FREQUENCY
vs
FREE-AIR TEMPERATURE




Figure 61

SUPPLY CURRENT IN SHUTDOWN
vs
INPUT VOLTAGE




Figure 62

† Data applies to the switched-capacitor block only. Amplifier block is not connected.

TYPICAL CHARACTERISTICS†
SWITCHED-CAPACITOR SECTION

AVERAGE SUPPLY CURRENT
vs
OUTPUT CURRENT




Figure 63

OUTPUT VOLTAGE LOSS
vs
INPUT CAPACITANCE




Figure 64

OUTPUT VOLTAGE LOSS
vs
OSCILLATOR FREQUENCY




Figure 65

OUTPUT VOLTAGE LOSS
vs
OSCILLATOR FREQUENCY




Figure 66

† Data applies to the switched-capacitor block only. Amplifier block is not connected.

**TYPICAL CHARACTERISTICS†
 SWITCHED-CAPACITOR SECTION**




Figure 67




Figure 68




Figure 69

† Data applies to the switched-capacitor block only. Amplifier block is not connected.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 - JUNE 1993

APPLICATION INFORMATION

amplifier section

input characteristics

The TLE2682 is specified with a minimum and a maximum input voltage that if exceeded at either input could cause the device to malfunction.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLE2682 operational amplifier section is well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause degradation in system performance. It is a good practice to include guard rings around inputs (see Figure 70). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.

Unused amplifiers should be connected as grounded voltage followers to avoid potential oscillation.





Figure 70. Use of Guard Rings

switched-capacitor section

Figure 71 shows the functional block diagram for the switched-capacitor block only.



† External capacitors

Figure 71. Functional Block Diagram for Switched-Capacitor Block Only



TLE2682 HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

APPLICATION INFORMATION

The TLE2682 high-speed JFET-input amplifiers are ideal for conditioning fast signals from high-impedance sources. When interfacing with ADCs in single-supply 5-V systems, its on board charge pump provides the negative rail necessary for reliable operation of the JFET inputs and delivers a common-mode input voltage range that includes ground and the positive rail. The amplifiers can also drive resistive loads to 0.000 V while sinking 25 mA.

Figure 72 shows the switched-capacitor section configured as a voltage inverter generating approximately -5V supply voltage from the single 5-V supply available. Three external components are necessary: the storage capacitors, C_{IN} and C_{OUT} , and a fast recovery Schottky diode to clamp V_{OUT} during start-up. The diode is necessary because the amplifiers present a load referenced to the positive rail and tend to pull V_{OUT} above ground, which may prevent the switched-capacitor section from starting (see section on pin functions). The amplifiers use the 5-V supply for V_{CC+} (pin 16) and the derived -5V supply for V_{CC-} (pin 4). One amplifier is shown driving an ADC; the other is driving a resistive load (see Figure 73).




Figure 72. Switched-Capacitor Block Supplying Negative Rail for Amplifiers

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

APPLICATION INFORMATION




Figure 73. Equivalent Schematic: Amplifier 1 Driving Resistive Load, Amplifier 2 Interfacing to an ADC

Using the switched-capacitor network to generate the negative rail for the amplifiers (or other circuitry) requires special design considerations to minimize the effects of ripple and switching noise. Using larger values for C_{OUT} and selecting low-ESR capacitors reduces the ripple and noise present on V_{OUT} ; the -5-V rail (refer to the capacitor section and the output ripple discussion in the switched-capacitor section). Figure 74 and Figure 75 show the smoothing effect of changing C_{OUT} from $10\ \mu\text{F}$ to $100\ \mu\text{F}$ when V_{OUT} is supplying $1\ \text{mA}$. Figure 76 and Figure 77 demonstrate that at heavier loads the ripple and noise are more pronounced and while increasing the size of C_{OUT} helps, other steps may be necessary.

RIPPLE AND SWITCHING NOISE ON SWITCHED-CAPACITOR OUTPUT vs TIME




Figure 74

RIPPLE AND SWITCHING NOISE ON SWITCHED-CAPACITOR OUTPUT vs TIME




Figure 75

APPLICATION INFORMATION

**RIPPLE AND SWITCHING NOISE ON
 SWITCHED-CAPACITOR OUTPUT
 VS
 TIME**




Figure 76

**RIPPLE AND SWITCHING NOISE ON
 SWITCHED-CAPACITOR OUTPUT
 VS
 TIME**





Figure 77



**Figure 78. LC Filter Used to Reduce Ripple and Switching Noise,
 $f_r = 1/2\pi\sqrt{LC}$, $A = -40\text{ dB per Decade}$**

A low-pass LC filter can be added to the circuit to further reduce ripple and noise. For example, adding a filter as shown in Figure 78, implemented using a 50-μH inductor and 200-μF capacitor (available in surface mount), achieves the following results (see Figure 79 through Figure 82).

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 - JUNE 1993

APPLICATION INFORMATION

RIPPLE AND SWITCHING NOISE ON SWITCHED-CAPACITOR OUTPUT
vs TIME




Figure 79

RIPPLE AND SWITCHING NOISE ON SWITCHED-CAPACITOR OUTPUT
vs TIME




Figure 80

RIPPLE AND SWITCHING NOISE ON SWITCHED-CAPACITOR OUTPUT
vs TIME




Figure 81

RIPPLE AND SWITCHING NOISE ON SWITCHED-CAPACITOR OUTPUT
vs TIME




Figure 82

TLE2682

HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

APPLICATION INFORMATION

As the load increases, filtering is still effective, but noise and ripple become more prominent (see Figure 83 through Figure 86):

**RIPPLE AND SWITCHING NOISE ON
 SWITCHED-CAPACITOR OUTPUT
 vs
 TIME**




Figure 83

**RIPPLE AND SWITCHING NOISE ON
 SWITCHED-CAPACITOR OUTPUT
 vs
 TIME**




Figure 84

**RIPPLE AND SWITCHING NOISE ON
 SWITCHED-CAPACITOR OUTPUT
 vs
 TIME**




Figure 85

**RIPPLE AND SWITCHING NOISE ON
 SWITCHED-CAPACITOR OUTPUT
 vs
 TIME**




Figure 86

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

APPLICATION INFORMATION

Even with filtering, switching noise is coupled into the amplifier's signal path through ground. An example of this is shown in Figure 87 and Figure 88. This cannot be avoided. In systems where high-precision measurement is necessary, the shutdown pin, FB/SD, can be used to temporarily disable the switched-capacitor section while a measurement is being taken.

RIPPLE AND SWITCHING NOISE ON AMPLIFIER OUTPUT vs TIME




Figure 87

RIPPLE AND SWITCHING NOISE ON AMPLIFIER OUTPUT vs TIME




Figure 88

By applying a voltage of less than 0.45 V to FB/SD, the internal switches are set to dump any remaining charge onto C_{OUT} . The voltage at V_{OUT} decays to zero at a rate dependent on both the size of C_{OUT} and loading. During this time, the amplifier's outputs are free of any switching-induced ripple and noise. Figure 89 and Figure 90 show the decay and charge times of the negative supply when the amplifier is driving a 100-Ω load.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

APPLICATION INFORMATION

**OFF-STATE VOLTAGE DECAY
AT SWITCHED-CAPACITOR OUTPUT
vs
TIME**




Figure 89

**TURN-ON VOLTAGE RISE
AT SWITCHED-CAPACITOR OUTPUT
vs
TIME**




Figure 90


It is important to remember that the amplifier's negative common-mode input voltage limit (V_{ICR-}) is specified as an offset from the negative rail. Care should be taken to ensure that the input signal does not violate this limit as V_{OUT} decays. The negative output voltage swing is similarly affected by the gradual loss of the negative rail.

This application takes advantage of the otherwise unused V_{REF} output of the switched-capacitor block to bias one amplifier to 2.5 V. This is especially useful when the amplifier is followed by an ADC, keeping the signal centered in the middle of the converter's dynamic range. Other biasing methods may be necessary in precision systems.

In Figure 91, V_{REF} , R1, and R2 are used to generate a feedback voltage to the TLE2682's error amplifier. This voltage, fed into FB/SD, is used to regulate the voltage at V_{OUT} , thereby further reducing output ripple. When used this way, there is a higher voltage loss ($V_{IN} - |V_{OUT}|$) associated with the regulation. For example, the inverter generates an unregulated voltage of approximately -4.5 V from a positive 5-V source; it can achieve a regulated output voltage of only about -3.5 V. Though this reduces the amplifier's input and output dynamic range, both V_{ICR-} and V_{OL} still extends to below ground.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

APPLICATION INFORMATION



Where: V_{REF} = 2.5 V Nominal

Figure 91. Switched Capacitor Configured as Regulated Inverter

The reference voltage, though being used as part of the regulation circuitry, is still available for other uses if total current drawn from it is limited to under 60 μA. The shutdown feature remains available, though a restart pulse may be necessary to start the switched capacitor if the voltage on C_{OUT} is not fully discharged. This restart pulse is isolated from the feedback loop using a blocking diode. A more detailed discussion of this configuration can be found in the switched-capacitor section.

The TLE2682s switched-capacitor building block can also be configured as a positive doubler, extending the range of single-supply systems. This configuration is shown in Figure 92. As with the inverting configuration, noise and ripple components show up at the doubled output voltage and vary in magnitude with load. As before, filtering can be used to improve the output waveform; but unlike the voltage inverter, changing the size of C_{OUT} has little effect. Figure 93 through Figure 98 illustrate the effects of loading and filtering.

APPLICATION INFORMATION




Figure 92. Voltage Converter Configured as Positive Doubler

APPLICATION INFORMATION

RIPPLE AND SWITCHING NOISE AT DOUBLER OUTPUT
VS
TIME




Figure 93

RIPPLE AND SWITCHING NOISE AT DOUBLER OUTPUT
VS
TIME




Figure 94

RIPPLE AND SWITCHING NOISE AT DOUBLER OUTPUT
VS
TIME




Figure 95

RIPPLE AND SWITCHING NOISE AT DOUBLER OUTPUT
VS
TIME




Figure 96

APPLICATION INFORMATION

**RIPPLE AND SWITCHING NOISE
 AT DOUBLER OUTPUT**

vs
 TIME




Figure 97

**RIPPLE AND SWITCHING NOISE
 AT DOUBLER OUTPUT**

vs
 TIME




Figure 98

As with the inverter configuration, when the operational amplifiers are supplied using the voltage converter block, switching noise are coupled into the signal path through ground. Using the shutdown pin allows precision measurement of the output signal by an ADC by temporarily disabling the switching mechanism. Figure 99 and Figure 100 show the decay and charge times at the doubler output with the amplifier connected as shown.

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

APPLICATION INFORMATION

**OFF-STATE VOLTAGE DECAY
 AT DOUBLER OUTPUT
 vs
 TIME**




Figure 99

**TURN-ON VOLTAGE RISE
 AT DOUBLER OUTPUT
 vs
 TIME**




Figure 100

The circuit designer should be aware that the TLE2682 amplifier and switched-capacitor sections are tested and specified separately. Performance may differ from that shown in the Typical Characteristics section of this data sheet when they are used together. This is evident, for example, in the dependence of V_{ICR-} and V_{OL} on V_{CC-} as previously discussed. The impact of supplying the amplifier's negative rail using the switched-capacitor block in each design should be considered and carefully evaluated.

The more esoteric features of the switched-capacitor building block, including external synchronization of the internal oscillator and power dissipation considerations, are covered in detail in the following switched-capacitor building block application information section.

APPLICATION INFORMATION

switched-capacitor section

A review of a basic switched-capacitor building block is helpful in understanding the operation of the TLE2682. When the switch shown in Figure 101 is in the left position, capacitor C1 charges to the voltage at V1. The total charge on C1 is $q_1 = C_1 \times V_1$. When the switch is moved to the right, C1 is discharged to the voltage at V2. After this discharge time, the charge on C1 is $q_2 = C_1 \times V_2$. The charge has been transferred from the source V1 to the output V2. The amount of charge transferred is as shown in equation 1.

$$\Delta q = q_1 - q_2 = C_1(V_1 - V_2) \tag{1}$$

If the switch is cycled f times per second, the charge transfer per unit time (i.e., current) is as shown in equation 2.

$$I = f \times \Delta q = f \times C_1(V_1 - V_2) \tag{2}$$

To obtain an equivalent resistance for a switched-capacitor network, this equation can be rewritten in terms of voltage and impedance equivalence as shown in equation 3.

$$I = \frac{V_1 - V_2}{(1/f \times C_1)} = \frac{V_1 - V_2}{R_{EQUIV}} \tag{3}$$




Figure 101. Switched-Capacitor Block

A new variable, R_{EQUIV} , is defined as $R_{EQUIV} = 1 / (f \times C_1)$. The equivalent circuit for the switched-capacitor network is as shown in Figure 102. The TLE2682 has the same switching action as the basic switched-capacitor voltage converter. Even though this simplification does not include finite switch-on resistance and output-voltage ripple, it provides an insight into how the device operates.

These simplified circuits explain voltage loss as a function of oscillator frequency (see Figure 66). As oscillator frequency is decreased, the output impedance is eventually dominated by the $1/f \times C_1$ term and voltage losses rise.

Voltage losses also rise as oscillator frequency increases. This is caused by internal switching losses that occur due to some finite charge being lost on each switching cycle. This charge loss per unit cycle when multiplied by the switching frequency becomes a current loss. At high frequency, this loss becomes significant and voltage losses again rise.

The oscillator of the TLE2682 switched-capacitor section is designed to run in the frequency band where voltage losses are at a minimum.




Figure 102. Switched-Capacitor Equivalent Circuit

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

APPLICATION INFORMATION

pin functions (see functional block diagram – converter)

Supply voltage (V_{IN}) alternately charges C_{IN} to the input voltage when C_{IN} is switched in parallel with the input supply and then transfers charge to C_{OUT} when C_{IN} is switched in parallel with C_{OUT} . Switching occurs at the oscillator frequency. During the time that C_{IN} is charging, the peak supply current is approximately 2.2 times the output current. During the time that C_{IN} is delivering a charge to C_{OUT} , the supply current drops to approximately 0.2 times the output current. An input supply bypass capacitor supplies part of the peak input current drawn by the TLE2682 switched-capacitor section and averages out the current drawn from the supply. A minimum input supply bypass capacitor of 2 μF , preferably tantalum or some other low-ESR type, is recommended. A larger capacitor is desirable in some cases. An example is when the actual input supply is connected to the TLE2682 through long leads or when the pulse currents drawn by the TLE2682 might affect other circuits through supply coupling.

In addition to being the output pin, V_{OUT} is tied to the substrate of the device. Special care must be taken in TLE2682 circuits to avoid making V_{OUT} positive with respect to any of the other pins. For circuits with the output load connected from V_{CC+} to V_{OUT} or from some external positive supply voltage to V_{OUT} , an external Schottky diode must be added (see Figure 103). This diode prevents V_{OUT} from being pulled above the GND during start up. A fast recovery diode such as IN4933 with low forward voltage ($V_f \approx 0.2 \text{ V}$) can be used.




Figure 103. Circuit With Load Connected From V_{CC} to V_{OUT}

The voltage reference (V_{REF}) output provides a 2.5-V reference point for use in TLE2682-based regulator circuits. The temperature coefficient (TC) of the reference voltage has been adjusted so that the TC of the regulated output voltage is near zero. As seen in the typical performance curves, this requires the reference output to have a positive TC. This nonzero drift is necessary to offset a drift term inherent in the internal reference divider and comparator network tied to the feedback pin. The overall result of these drift terms is a regulated output that has a slight positive TC at output voltages below 5 V and a slight negative TC at output voltages above 5 V. For regulator feedback networks, reference output current should be limited to approximately 60 μA . V_{REF} draws approximately 100 μA when shorted to ground and does not affect the internal reference/regulator. This pin can also be used as a pullup for TLE2682 circuits that require synchronization.

APPLICATION INFORMATION

pin functions (continued)

CAP+ is the positive side of input capacitor C_{IN} and is alternately driven between V_{CC} and ground. When driven to V_{CC} , CAP+ sources current from V_{CC} . When driven to ground, CAP+ sinks current to ground. CAP- is the negative side of the input capacitor and is driven alternately between ground and V_{OUT} . When driven to ground, CAP- sinks current to ground. When driven to V_{OUT} , CAP- sources current from C_{OUT} . In all cases, current flow in the switches is unidirectional as should be expected when using bipolar switches.

OSC can be used to raise or lower the oscillator frequency or to synchronize the device to an external clock. Internally, OSC is connected to the oscillator timing capacitor ($C_t \approx 150$ pF), which is alternately charged and discharged by current sources of ± 7 μ A so that the duty cycle is approximately 50%. The TLE2682 switched-capacitor section oscillator is designed to run in the frequency band where switching losses are minimized. However, the frequency can be raised, lowered, or synchronized to an external system clock if necessary.

The frequency can be increased by adding an external capacitor (C_2 in Figure 104) in the range of 5 pF–20 pF from CAP+ to OSC. This capacitor couples a charge into C_t as the switch transitions. This shortens the charge and discharge time and raises the oscillator frequency. Synchronization can be accomplished by adding an external pullup resistor from OSC to V_{REF} . A 20-k Ω pullup resistor is recommended. An open-collector gate or an npn transistor can then be used to drive OSC at the external clock frequency as shown in Figure 104.

The frequency can be lowered by adding an external capacitor (C_1 in Figure 104) from OSC to ground. This increases the charge and discharge times, which lowers the oscillator frequency.




Figure 104. External Clock System

The feedback/shutdown (FB/SD) pin has two functions. Pulling FB/SD below the shutdown threshold (≈ 0.45 V) puts the device into shutdown. In shutdown, the reference/regulator is turned off and switching stops. The switches are set such that both C_{IN} and C_{OUT} are discharged through the output load. Quiescent current in shutdown drops to approximately 100 μ A. Any open-collector gate can be used to put the TLE2682 into shutdown. For normal (unregulated) operation, the device restarts when the external gate is shut off. In TLE2682 circuits that use the regulation feature, the external resistor divider can provide enough pull-down to keep the device in shutdown until the output capacitor (C_{OUT}) has fully discharged. For most applications where

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER
 SLOS127 – JUNE 1993

APPLICATION INFORMATION

the TLE2682 is run intermittently, this does not present a problem because the discharge time of the output capacitor is short compared to the off time of the device. In applications where the device has to start up before the output capacitor (C_{OUT}) has fully discharged, a restart pulse must be applied to FB/SD of the TLE2682.

Using the circuit shown in Figure 105, the restart signal can be either a pulse ($t_p > 100 \mu s$) or a logic high. Diode coupling the restart signal into FB/SD allows the output voltage to rise and regulate without overshoot. The resistor divider R3/R4 shown in Figure 105 should be chosen to provide a signal level at FB/SD of 0.7 V–1.1 V. FB/SD is also the inverting input of the TLE2682 switched-capacitor section error amplifier and, as such, can be used to obtain a regulated output voltage.




Figure 105. Basic Regulation Configuration

regulation

The error amplifier of the TLE2682 switched-capacitor section drives the npn switch to control the voltage across the input capacitor (C_{IN}), which determines the output voltage. When the reference and error amplifier of the TLE2682 is used, an external resistive divider is all that is needed to set the regulated output voltage. Figure 105 shows the basic regulator configuration and the formula for calculating the appropriate resistor values. R1 should be 20 kΩ or greater because the reference current is limited to $\pm 100 \mu A$. R2 should be in the range of 100 kΩ to 300 kΩ. Frequency compensation is accomplished by adjusting the ratio of C_{IN} to C_{OUT} . For best results, this ratio should be approximately 1 to 10. Capacitor C1, required for good load regulation, should be 0.002 μF for all output voltages.

APPLICATION INFORMATION

regulation (continued)

The functional block diagram shows that the maximum regulated output voltage is limited by the supply voltage. For the basic configuration, $|V_{OUT}|$ referenced to GND of the TLE2682 must be less than the total of the supply voltage minus the voltage loss due to the switches. The voltage loss versus output current due to the switches can be found in the typical performance curves.

capacitor selection

While the exact values of C_{IN} and C_{OUT} are noncritical, good-quality low-ESR capacitors such as solid tantalum are necessary to minimize voltage losses at high currents. For C_{IN} , the effect of the equivalent series resistance (ESR) of the capacitor is multiplied by four since switch currents are approximately two times higher than output current. Losses occur on both the charge and discharge cycle, which means that a capacitor with $1\ \Omega$ of ESR for C_{IN} has the same effect as increasing the output impedance of the switched-capacitor section by $4\ \Omega$. This represents a significant increase in the voltage losses. C_{OUT} is alternately charged and discharged at a current approximately equal to the output current. The ESR of the capacitor causes a step function to occur in the output ripple at the switch transitions. This step function degrades the output regulation for changes in output load current and should be avoided. A smaller tantalum capacitor can be connected in parallel with a large aluminum electrolytic capacitor to gain both low ESR and reasonable cost.

output ripple

The peak-to-peak output ripple is determined by the output capacitor and the output current values. Peak-to-peak output ripple is approximated as shown in equation 4:

$$\Delta V = \frac{I_{OUT}}{2 f \times C_{OUT}} \quad (4)$$

where:

ΔV = peak-to-peak ripple
 f_{OSC} = oscillator frequency

For output capacitors with significant ESR, a second term must be added to account for the voltage step at the switch transitions. This step is approximately equal to:

$$(2I_{OUT}) \text{ (ESR of } C_{OUT}) \quad (5)$$

power dissipation (switched-capacitor section only)

The power dissipation of any TLE2682 circuit must be limited so that the junction temperature of the device does not exceed the maximum junction temperature ratings. The total power dissipation is calculated from two components: the power loss due to voltage drops in the switches and the power loss due to drive current losses. The total power dissipated by the TLE2682 is calculated as shown in equation 6:

$$P \approx (V_{CC} - |V_{OUT}|) I_{OUT} + (V_{CC}) (I_{OUT}) \quad (6)$$

where both V_{CC} and V_{OUT} refer to GND. The power dissipation is equivalent to that of a linear regulator. Due to limitations of the DW package, steps must be taken to dissipate power externally for large input or output differentials. This is accomplished by placing a resistor in series with C_{IN} as shown in Figure 106. A portion of the input voltage is dropped across this resistor without affecting the output regulation. Since switch current is approximately 2.2 times the output current and the resistor causes a voltage drop when C_{IN} is both charging and discharging, the resistor value is calculated as follows:

$$R_X = V_X / (4.4 I_{OUT})$$

where:

$$V_X \approx V_{CC} - \left[(\text{TLE2682 voltage loss}) (1.3) + |V_{OUT}| \right] \quad (7)$$

I_{OUT} = maximum required output current

TLE2682
HIGH-SPEED JFET-INPUT DUAL OPERATIONAL AMPLIFIER
WITH SWITCHED-CAPACITOR VOLTAGE CONVERTER

SLOS127 – JUNE 1993

APPLICATION INFORMATION

power dissipation (continued)

The factor of 1.3 allows some operating margin for the TLE2682.

When using a 12-V to -5-V converter at 100-mA output current, calculate the power dissipation without an external resistor:

$$P = (12 \text{ V} - | - 5 \text{ V} |) (100 \text{ mA}) + (12 \text{ V}) (100 \text{ mA}) (0.2) \tag{8}$$

$$P = 700 \text{ mW} + 240 \text{ mW} = 940 \text{ mW}$$




Figure 106. Power-Dissipation-Limiting Resistor in Series With C_{IN}

At θ_{JA} of 130°C/W for a commercial plastic device, a junction temperature rise of 122°C is seen. The device exceeds the maximum junction temperature at an ambient temperature of 25°C. To calculate the power dissipation with an external resistor (R_X), determine how much voltage can be dropped across R_X . The maximum voltage loss of the TLE2682 in the standard regulator configuration at 100 mA output current is 1.6 V.

$$V_X = 12 \text{ V} - [(1.6 \text{ V}) (1.3) + | - 5 \text{ V} |] = 4.9 \text{ V} \quad \text{and} \tag{9}$$

$$R_X = 4.9 \text{ V} / (4.4) (100 \text{ mA}) = 11 \Omega$$


The resistor reduces the power dissipated by the TLE2682 by (4.9 V) (100 mA) = 490 mW. The total power dissipated by the TLE2682 is equal to (940 mW - 490 mW) = 450 mW. The junction temperature rise is 58°C. Although commercial devices are functional up to a junction temperature of 125°C, the specifications are tested to a junction temperature of 100°C. In this example, this means limiting the ambient temperature to 42°C. To allow higher ambient temperatures, the thermal resistance numbers for the TLE2682 packages represent worst-case numbers with no heat-sinking and still air. Small clip-on heat sinks can be used to lower the thermal resistance of the TLE2682 package. Airflow in some systems helps to lower the thermal resistance. Wide PC board traces from the TLE2682 leads help to remove heat from the device. This is especially true for plastic packages.

TLV2211, TLV2211Y

Advanced LinCMOS™ RAIL-TO-RAIL MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

- Output Swing Includes Both Supply Rails
- Low Noise . . . 21 nV/√Hz Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Very Low Power . . . 11 μA Per Channel Typ
- Common-Mode Input Voltage Range Includes Negative Rail
- Wide Supply Voltage Range
2.7 V to 10 V
- Available in the SOT-23 Package
- Macromodel Included



description

The TLV2211 is a single low-voltage operational amplifier available in the SOT-23 package. It consumes only 11 μA (typ) of supply current and is ideal for battery-power applications. Looking at Figure 1, the TLV2211 has a 3-V noise level of 22 nV/√Hz at 1 kHz; 5 times lower than competitive SOT-23 micropower solutions. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV2211 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2211, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs).




Figure 1. Equivalent Input Noise Voltage Versus Frequency

AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM [‡] (Y)
		SOT-23 (DBV) [†]		
0°C to 70°C	3 mV	TLV2211CDBV	VACC	TLV2211Y
-40°C to 85°C	3 mV	TLV2211IDBV	VACI	

[†] The DBV package available in tape and reel only.

[‡] Chip forms are tested at T_A = 25°C only.

description (continued)

With a total area of 5.6mm², the SOT-23 package only requires one-third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces. TI has also taken special care to provide a pinout that

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

is optimized for board layout (see Figure 2). Both inputs are separated by GND to prevent coupling or leakage paths. The OUT and IN– terminals are on the same end of the board to provide negative feedback. Finally, gain setting resistors and decoupling capacitor are easily placed around the package.





Figure 2. Typical Surface Mount Layout for a Fixed-Gain Noninverting Amplifier

TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
SLOS156C – MAY 1996 – REVISED FEBRUARY 1997


TLV2211Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2211C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
 SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

equivalent schematic



COMPONENT COUNT†	
Transistors	23
Diodes	6
Resistors	11
Capacitors	2

† Includes both amplifiers and all ESD, bias, and trim circuitry

TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	12 V
Differential input voltage, V_{ID} (see Note 2)	$\pm V_{DD}$
Input voltage range, V_I (any input, see Note 1)	-0.3 V to V_{DD}
Input current, I_I (each input)	± 5 mA
Output current, I_O	± 50 mA
Total current into V_{DD+}	± 50 mA
Total current out of V_{DD-}	± 50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A :	
TLV2211C	0°C to 70°C
TLV2211I	-40°C to 85°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD-} .
2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below $V_{DD-} - 0.3$ V.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TLV2211C		TLV2211I		UNIT
	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, V_I	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Common-mode input voltage, V_{IC}	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Operating free-air temperature, T_A	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD-} .

TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2211C			TLV2211I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD\pm} = \pm 1.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	Full range	0.47		3	0.47		3	mV
α_{VIO} Temperature coefficient of input offset voltage			1		1		$\mu\text{V}/^\circ\text{C}$		
Input offset voltage long-term drift (see Note 4)		25°C	0.003		0.003		$\mu\text{V}/\text{mo}$		
I_{IO} Input offset current		Full range	0.5		150	0.5		150	pA
I_{IB} Input bias current		Full range	1		150	1		150	pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V	
		Full range	0 to 1.7		0 to 1.7				
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -250\ \mu\text{A}$	25°C	2.94		2.94		V		
		25°C	2.85		2.85				
		Full range	2.5		2.5				
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	25°C	15		15		mV		
		25°C	150		150				
		Full range	500		500				
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	25°C	$R_L = 10\ \text{k}\Omega^\ddagger$		3 7		V/mV		
			Full range		1				
		25°C	$R_L = 1\ \text{M}\Omega^\ddagger$		600				
$r_{i(d)}$ Differential input resistance		25°C	10^{12}		10^{12}		Ω		
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}		10^{12}		Ω		
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$,	25°C	5		5		pF		
z_o Closed-loop output impedance	$f = 7\ \text{kHz}$, $A_V = 1$	25°C	200		200		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $R_S = 50\ \Omega$, $V_O = 1.5\text{ V}$	25°C	65	83	65	83	dB		
		Full range	60		60				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, No load, $V_{IC} = V_{DD}/2$	25°C	80	95	80	95	dB		
		Full range	80		80				
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load	25°C	11		25	11		25	μA
		Full range	30		30				

† Full range for the TLV2211C is 0°C to 70°C. Full range for the TLV2211I is -40°C to 85°C.

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2211C			TLV2211I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.1\text{ V to }1.9\text{ V}, R_L = 10\text{ k}\Omega^\ddagger,$ $C_L = 100\text{ pF}^\ddagger$	25°C	0.01	0.025		0.01	0.025		V/ μs
		Full range	0.005			0.005			
V_n	Equivalent input noise voltage $f = 10\text{ Hz}$ $f = 1\text{ kHz}$	25°C	80			80			nV/ $\sqrt{\text{Hz}}$
		25°C	22			22			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	660			660			μV
		25°C	880			880			
I_n	Equivalent input noise current	25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$
	Gain-bandwidth product $f = 10\text{ kHz}, R_L = 10\text{ k}\Omega^\ddagger,$ $C_L = 100\text{ pF}^\ddagger$	25°C	56			56			kHz
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 1\text{ V}, R_L = 10\text{ k}\Omega^\ddagger,$ $A_V = 1, C_L = 100\text{ pF}^\ddagger$	25°C	7			7			kHz
ϕ_m	Phase margin at unity gain $R_L = 10\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	56°			56°			
		25°C	20			20			dB

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2211C			TLV2211I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm \pm 2.5\text{ V}$, $V_O = 0$,	Full range	0.45		3	0.45		3	mV
α_{VIO} Temperature coefficient of input offset voltage			0.5		0.5		$\mu\text{V}/^\circ\text{C}$		
Input offset voltage long-term drift (see Note 4)		25°C	0.003		0.003		$\mu\text{V}/\text{mo}$		
I_{IO} Input offset current		25°C	0.5		0.5		pA		
		Full range	150		150				
I_{IB} Input bias current		25°C	1		1		pA		
	Full range	150		150					
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$	$R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2	0 to 4	-0.3 to 4.2	V	
			Full range	0 to 3.5	0 to 3.5	0 to 3.5	0 to 3.5		
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	25°C	4.95		4.95		V		
		25°C	4.875		4.875				
		Full range	4.5		4.5				
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C	12		12		mV		
		25°C	120		120				
		Full range	500		500				
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 10\text{ k}\Omega$ ‡	25°C	6	12	6	12	V/mV	
			Full range	3		3			
			$R_L = 1\text{ M}\Omega$ ‡	25°C	800		800		
$r_{i(d)}$ Differential input resistance		25°C	10 ¹²		10 ¹²		Ω		
$r_{i(c)}$ Common-mode input resistance		25°C	10 ¹²		10 ¹²		Ω		
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$,	25°C	5		5		pF		
Z_o Closed-loop output impedance	$f = 7\text{ kHz}$, $A_V = 1$	25°C	200		200		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $R_S = 50\ \Omega$, $V_O = 2.5\text{ V}$,	25°C	70	83	70	83	dB		
		Full range	70		70				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, No load, $V_{IC} = V_{DD}/2$,	25°C	80	95	80	95	dB		
		Full range	80		80				
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C	13	25	13	25	μA		
		Full range	30		30				

† Full range for the TLV2211C is 0°C to 70°C. Full range for the TLV2211I is -40°C to 85°C.

‡ Referenced to 1.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2211C			TLV2211I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.5\text{ V to }3.5\text{ V}$, $R_L = 10\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.01	0.025		0.01	0.025		V/ μ s
		Full range	0.005			0.005			
V_n	Equivalent input noise voltage	f = 10 Hz	25°C			72			nV/ $\sqrt{\text{Hz}}$
		f = 1 kHz	25°C			21			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 1 Hz	25°C			600			μ V
		f = 0.1 Hz to 10 Hz	25°C			800			
I_n	Equivalent input noise current		25°C			0.6			fA/ $\sqrt{\text{Hz}}$
	Gain-bandwidth product	f = 10 kHz, $R_L = 10\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C			65			kHz
BOM	Maximum output-swing bandwidth	$V_O(PP) = 2\text{ V}$, $R_L = 10\text{ k}\Omega$ ‡, $A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C			7			kHz
ϕ_m	Phase margin at unity gain	$R_L = 10\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C			56°			
		Gain margin	25°C			22			dB

† Full range is -40°C to 85°C.

‡ Referenced to 1.5 V

electrical characteristics at $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2211Y			UNIT	
		MIN	TYP	MAX		
V_{IO}	Input offset voltage	$V_{DD} \pm \pm 1.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$			0.47	mV
I_{IO}	Input offset current				0.5	pA
I_{IB}	Input bias current				1	pA
V_{ICR}	Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$			-0.3 to 2.2	V
V_{OH}	High-level output voltage	$I_{OH} = -100\ \mu\text{A}$			2.94	V
		$I_{OH} = -200\ \mu\text{A}$			2.85	
V_{OL}	Low-level output voltage	$V_{IC} = 0$, $I_{OL} = 50\ \mu\text{A}$			15	mV
		$V_{IC} = 0$, $I_{OL} = 500\ \mu\text{A}$			150	
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	$R_L = 10\text{ k}\Omega$ ‡	7		V/mV
			$R_L = 1\text{ M}\Omega$ ‡	600		
$r_{i(d)}$	Differential input resistance				10^{12}	Ω
$r_{i(c)}$	Common-mode input resistance				10^{12}	Ω
$c_{i(c)}$	Common-mode input capacitance	f = 10 kHz			5	pF
z_o	Closed-loop output impedance	f = 7 kHz, $A_V = 1$			200	Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$			83	dB
k_{SVR}	Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load			95	dB
I_{DD}	Supply current	$V_O = 1.5\text{ V}$, No load			11	μA

† Referenced to 1.5 V



TLV2211, TLV2211Y
Advanced LinCMOS™ RAIL-TO-RAIL
MICROPOWER SINGLE OPERATIONAL AMPLIFIERS

SLOS156C – MAY 1996 – REVISED FEBRUARY 1997

electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2211Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm \pm 2.5\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 0$, $V_O = 0$	0.45			mV
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.3 to 4.2			V
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	4.95			V
	$I_{OH} = -250\ \mu\text{A}$	4.875			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	12			mV
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	120			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 10\text{ k}\Omega^\dagger$	12		V/mV
		$R_L = 1\text{ M}\Omega^\dagger$	800		
$r_{i(d)}$ Differential input resistance		10^{12}			Ω
$r_{i(c)}$ Common-mode input resistance		10^{12}			Ω
$c_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	5			pF
Z_o Closed-loop output impedance	$f = 7\text{ kHz}$, $A_V = 1$	200			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	83			dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	95			dB
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	13			μA

† Referenced to 1.5 V



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	3, 4
		vs Common-mode input voltage	5, 6
α_{VIO}	Input offset voltage temperature coefficient	Distribution	7, 8
I _B /I _O	Input bias and input offset currents	vs Free-air temperature	9
V _I	Input voltage	vs Supply voltage	10
		vs Free-air temperature	11
V _{OH}	High-level output voltage	vs High-level output current	12, 15
V _{OL}	Low-level output voltage	vs Low-level output current	13, 14, 16
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	17
I _{OS}	Short-circuit output current	vs Supply voltage	18
		vs Free-air temperature	19
V _O	Output voltage	vs Differential input voltage	20, 21
		vs Load resistance	22
A _{VD}	Differential voltage amplification	vs Frequency	23, 24
		vs Free-air temperature	25, 26
		vs Frequency	27, 28
z _o	Output impedance	vs Frequency	29
		vs Free-air temperature	30
CMRR	Common-mode rejection ratio	vs Frequency	31, 32
		vs Free-air temperature	33
kSVR	Supply-voltage rejection ratio	vs Frequency	34
I _{DD}	Supply current	vs Supply voltage	35
		vs Free-air temperature	36
SR	Slew rate	vs Load capacitance	37, 38, 39, 40
		vs Free-air temperature	41, 42, 43, 44
V _O	Large-signal pulse response	vs Time	45, 46
		vs Time	47
V _n	Equivalent input noise voltage	vs Frequency	48
		Noise voltage (referred to input)	Over a 10-second period
THD + N	Total harmonic distortion plus noise	vs Frequency	50
		Gain-bandwidth product	vs Free-air temperature
ϕ_m	Phase margin	vs Frequency	23, 24
		vs Load capacitance	52
B ₁	Unity-gain bandwidth	vs Load capacitance	53
		vs Supply voltage	54

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2211
 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2211
 INPUT OFFSET VOLTAGE




Figure 4

INPUT OFFSET VOLTAGE†
 vs
 COMMON-MODE INPUT VOLTAGE




Figure 5

INPUT OFFSET VOLTAGE†
 vs
 COMMON-MODE INPUT VOLTAGE




Figure 6

† For all curves where $V_{DD} = 5 \text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 \text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 7




Figure 8




Figure 9




Figure 10

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

INPUT VOLTAGE††
 vs
 FREE-AIR TEMPERATURE




Figure 11

HIGH-LEVEL OUTPUT VOLTAGE††
 vs
 HIGH-LEVEL OUTPUT CURRENT




Figure 12

LOW-LEVEL OUTPUT VOLTAGE†
 vs
 LOW-LEVEL OUTPUT CURRENT




Figure 13

LOW-LEVEL OUTPUT VOLTAGE††
 vs
 LOW-LEVEL OUTPUT CURRENT




Figure 14

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

†† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 15




Figure 16




Figure 17




Figure 18

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

SHORT-CIRCUIT OUTPUT CURRENT†
 vs
 FREE-AIR TEMPERATURE




Figure 19

OUTPUT VOLTAGE‡
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 20

OUTPUT VOLTAGE‡
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 21

DIFFERENTIAL VOLTAGE AMPLIFICATION‡
 vs
 LOAD RESISTANCE




Figure 22

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN†




Figure 23

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN†




Figure 24

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION†‡
 vs
 FREE-AIR TEMPERATURE




Figure 25

LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION†‡
 vs
 FREE-AIR TEMPERATURE




Figure 26

OUTPUT IMPEDANCE‡
 vs
 FREQUENCY




Figure 27

OUTPUT IMPEDANCE‡
 vs
 FREQUENCY








Figure 28

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS



† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.
 ‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

SUPPLY-VOLTAGE REJECTION RATIO†
 vs
 FREE-AIR TEMPERATURE




Figure 33

SUPPLY CURRENT†
 vs
 SUPPLY VOLTAGE




Figure 34

SLEW RATE‡
 vs
 LOAD CAPACITANCE




Figure 35

SLEW RATE‡
 vs
 FREE-AIR TEMPERATURE




Figure 36

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

INVERTING LARGE-SIGNAL PULSE RESPONSE†




Figure 37

INVERTING LARGE-SIGNAL PULSE RESPONSE†




Figure 38

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 39

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 40

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 41

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 42

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE†




Figure 43

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE†




Figure 44

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

**EQUIVALENT INPUT NOISE VOLTAGE†
vs
FREQUENCY**




Figure 45

**EQUIVALENT INPUT NOISE VOLTAGE†
vs
FREQUENCY**




Figure 46

**INPUT NOISE VOLTAGE OVER
A 10-SECOND PERIOD†**




Figure 47

**TOTAL HARMONIC DISTORTION PLUS NOISE†
vs
FREQUENCY**




Figure 48

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

GAIN-BANDWIDTH PRODUCT††
 vs
 FREE-AIR TEMPERATURE




Figure 49

GAIN-BANDWIDTH PRODUCT
 vs
 SUPPLY VOLTAGE




Figure 50

PHASE MARGIN
 vs
 LOAD CAPACITANCE




Figure 51

GAIN MARGIN
 vs
 LOAD CAPACITANCE




Figure 52

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

†† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 53

APPLICATION INFORMATION

driving large capacitive loads

The TLV2211 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 50 and Figure 51 illustrate its ability to drive loads up to 600 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A smaller series resistor (R_{null}) at the output of the device (see Figure 54) improves the gain and phase margins when driving large capacitive loads. Figure 50 and Figure 51 show the effects of adding series resistances of 500 Ω and 1000 Ω . The addition of this series resistor has two effects: the first is that it adds a zero to the transfer function and the second is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation 1 can be used.

$$\Delta\phi_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times R_{null} \times C_L \right) \quad (1)$$

where :

- $\Delta\phi_{m1}$ = improvement in phase margin
- UGBW = unity-gain bandwidth frequency
- R_{null} = output series resistance
- C_L = load capacitance

APPLICATION INFORMATION

driving large capacitive loads (continued)

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 53). To use equation 1, UGBW must be approximated from Figure 53.




Figure 54. Series-Resistance Circuit

driving heavy dc loads

The TLV2211 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500 μA and source 250 μA at $V_{\text{DD}} = 3\text{ V}$ and $V_{\text{DD}} = 5\text{ V}$ at a maximum quiescent I_{DD} of 25 μA . This provides a greater than 90% power efficiency.

When driving heavy dc loads, such as 10 $\text{k}\Omega$, the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 38. This condition is affected by three factors.

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The distortion occurs only when the output signal swings through the point where the load is referenced. Figure 39 illustrates two 10- $\text{k}\Omega$ load conditions. The first load condition shows the distortion seen for a 10- $\text{k}\Omega$ load tied to 2.5 V. The third load condition shows no distortion for a 10- $\text{k}\Omega$ load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 39 illustrates the difference seen on the output for a 10- $\text{k}\Omega$ load and a 100- $\text{k}\Omega$ load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSPICE*™. The Boyle macromodel (see Note 6) and subcircuit in Figure 54 are generated using the TLV2211 typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 55. Boyle Macromodel and Subcircuit


PSPICE and *Parts* are trademark of MicroSim Corporation.

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.



TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

- Output Swing Includes Both Supply Rails
- Low Noise . . . 19 nV/√Hz Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Very Low Power . . . 110 μA Typ
- Common-Mode Input Voltage Range Includes Negative Rail
- Wide Supply Voltage Range
2.7 V to 10 V
- Macromodel Included



description

The TLV2221 is a single low-voltage operational amplifier available in the SOT-23 package. It offers a compromise between the ac performance and output drive of the TLV2231 and the micropower TLV2211.

It consumes only 150 μA (max) of supply current and is ideal for battery-powered applications. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV2221 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2221, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs).

With a total area of 5.6mm², the SOT-23 package only requires one third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces. TI has also taken special care to provide a pinout that is optimized for board layout (see Figure 1). Both inputs are separated by GND to prevent coupling or leakage paths. The OUT and IN– terminals are on the same end of the board to provide negative feedback. Finally, gain setting resistors and decoupling capacitor are easily placed around the package.




Figure 1. Typical Surface Mount Layout for a Fixed-Gain Noninverting Amplifier

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

AVAILABLE OPTIONS


T _A	V _{IOmax} AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM‡ (Y)
		SOT-23 (DBV)†		
0°C to 70°C	3 mV	TLV2221CDBV	VADC	TLV2221Y
-40°C to 85°C	3 mV	TLV2221DBV	VADI	

† The DBV package available in tape and reel only.

‡ Chip forms are tested at T_A = 25°C only.


TLV2221Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2221C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

equivalent schematic



COMPONENT COUNT†	
Transistors	23
Diodes	5
Resistors	11
Capacitors	2

† Includes both amplifiers and all ESD, bias, and trim circuitry

TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
 SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	12 V
Differential input voltage, V_{ID} (see Note 2)	$\pm V_{DD}$
Input voltage range, V_I (any input, see Note 1)	$-0.3\text{ V to }V_{DD}$
Input current, I_I (each input)	$\pm 5\text{ mA}$
Output current, I_O	$\pm 50\text{ mA}$
Total current into V_{DD+}	$\pm 50\text{ mA}$
Total current out of V_{DD-}	$\pm 50\text{ mA}$
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLV2221C	$0^\circ\text{C to }70^\circ\text{C}$
TLV2221I	$-40^\circ\text{C to }85^\circ\text{C}$
Storage temperature range, T_{stg}	$-65^\circ\text{C to }150^\circ\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD-} .
 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below $V_{DD-} - 0.3\text{ V}$.
 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TLV2221C		TLV2221I		UNIT
	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, V_I	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Common-mode input voltage, V_{IC}	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Operating free-air temperature, T_A	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD-} .



TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2221C			TLV2221I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD\pm} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	Full range	0.62 3			0.62 3			mV
α_{VIO} Temperature coefficient of input offset voltage			1			1			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current		25°C	1			1			pA
	Full range	150			150				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2	0 to 2	-0.3 to 2.2	V		
		Full range	0 to 1.7		0 to 1.7				
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -400\ \mu\text{A}$	25°C	2.97			2.97			V
		25°C	2.88			2.88			
		Full range	2.5			2.5			
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	25°C	15			15			mV
		25°C	150			150			
		Full range	500			500			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to } 2\text{ V}$	25°C	$R_L = 2\text{ k}\Omega$ ‡	2 3		2	3	V/mV	
			Full range	1		1			
		25°C	$R_L = 1\text{ M}\Omega$ ‡	250		250			
r_{id} Differential input resistance		25°C	10^{12}			10^{12}			Ω
r_{ic} Common-mode input resistance		25°C	10^{12}			10^{12}			Ω
c_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	6			6			pF
z_o Closed-loop output impedance	$f = 10\text{ kHz}$, $A_V = 10$	25°C	90			90			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	82	70	82	dB		
		Full range	65			65			
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	95	dB		
		Full range	80			80			
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load	25°C	100	150	100	150	μA		
		Full range	200			200			

† Full range for the TLV2221C is 0°C to 70°C. Full range for the TLV2221I is -40°C to 85°C.

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
 SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2221C			TLV2221I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.1\text{ V to }1.9\text{ V}$, $R_L = 2\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.1	0.18		0.1	0.18	$\text{V}/\mu\text{s}$	
		Full range	0.05			0.05			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C			120			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	25°C			20			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C			680			mV
		$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C			860			
I_n	Equivalent input noise current	25°C				0.6			$\text{fA}/\sqrt{\text{Hz}}$
THD+N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }2\text{ V}$, $f = 20\text{ kHz}$, $R_L = 2\text{ k}\Omega$ ‡	$A_V = 1$	25°C		2.52%			
			$A_V = 10$	25°C		7.01%			
		$V_O = 1\text{ V to }2\text{ V}$, $f = 20\text{ kHz}$, $R_L = 2\text{ k}\Omega$ §	$A_V = 1$	25°C		0.076%			
			$A_V = 10$	25°C		0.147%			
	Gain-bandwidth product	$f = 1\text{ kHz}$, $C_L = 100\text{ pF}$ ‡	$R_L = 2\text{ k}\Omega$ ‡	25°C	480		kHz		
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $R_L = 2\text{ k}\Omega$ ‡	$A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C	30		kHz		
t_s	Settling time	$A_V = -1$, Step = 1 V to 2 V, $R_L = 2\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	To 0.1%	25°C	4.5		μs		
			To 0.01%	25°C	6.8		μs		
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega$ ‡	$C_L = 100\text{ pF}$ ‡	25°C	51°				
	Gain margin			25°C	12		dB		

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

§ Referenced to 0 V

TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2221C			TLV2221I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	Full range	0.61 3			0.61 3			mV
αV_{IO} Temperature coefficient of input offset voltage			1			1			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current		25°C	1			1			pA
	Full range	150			150				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 4	-0.3 to 4.2	0 to 4	-0.3 to 4.2	V		
		Full range	0 to 3.5	0 to 3.5	0 to 3.5	0 to 3.5			
V_{OH} High-level output voltage	$I_{OH} = -500\ \mu\text{A}$	25°C	4.75	4.88	4.75	4.88	V		
	$I_{OH} = -1\text{ mA}$		4.5	4.76	4.5	4.76			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C	12			12			mV
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	25°C	120			120			
		Full range	500			500			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 2\text{ k}\Omega^\ddagger$	25°C	3	5	3	5	V/mV	
			Full range	1			1		
		$R_L = 1\text{ M}\Omega^\ddagger$	25°C	800			800		
r_{id} Differential input resistance		25°C	10^{12}			10^{12}			Ω
r_{ic} Common-mode input resistance		25°C	10^{12}			10^{12}			Ω
c_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	6			6			pF
z_o Closed-loop output impedance	$f = 10\text{ kHz}$, $A_V = 10$	25°C	70			70			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	85	70	85	dB		
		Full range	65			65			
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	95	dB		
		Full range	80			80			
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C	110	150	110	150	μA		
		Full range	200			200			

† Full range for the TLV2221C is 0°C to 70°C. Full range for the TLV2221I is -40°C to 85°C.

‡ Referenced to 2.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2221C			TLV2221I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.5\text{ V to }3.5\text{ V}$, $C_L = 100\text{ pF}‡$, $R_L = 2\text{ k}\Omega‡$	25°C	0.1	0.18		0.1	0.18	V/ μs	
		Full range	0.05			0.05			
V_n	Equivalent input noise voltage $f = 10\text{ Hz}$ $f = 1\text{ kHz}$	25°C		90		90	nV/ $\sqrt{\text{Hz}}$		
		25°C		19		19			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$	25°C		800		800	mV		
		25°C		960		960			
I_n	Equivalent input noise current	25°C		0.6		0.6	fA/ $\sqrt{\text{Hz}}$		
THD+N	Total harmonic distortion plus noise $V_O = 1.5\text{ V to }3.5\text{ V}$, $f = 20\text{ kHz}$, $R_L = 2\text{ k}\Omega‡$	25°C	$A_V = 1$	2.45%		2.45%			
			$A_V = 10$	5.54%		5.54%			
		25°C	$A_V = 1$	0.142%		0.142%			
			$A_V = 10$	0.257%		0.257%			
	Gain-bandwidth product $f = 1\text{ kHz}$, $C_L = 100\text{ pF}‡$, $R_L = 2\text{ k}\Omega‡$	25°C		510		510	kHz		
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 1\text{ V}$, $R_L = 2\text{ k}\Omega‡$, $A_V = 1$, $C_L = 100\text{ pF}‡$	25°C		40		40	kHz		
t_s	Settling time $A_V = -1$, Step = 1.5 V to 3.5 V, $R_L = 2\text{ k}\Omega‡$, $C_L = 100\text{ pF}‡$	25°C	To 0.1%	6.8		6.8	μs		
		25°C	To 0.01%	9.2		9.2			
ϕ_m	Phase margin at unity gain $R_L = 2\text{ k}\Omega‡$, $C_L = 100\text{ pF}‡$	25°C		52°		52°			
		25°C		12		12		dB	

† Full range is -40°C to 85°C.

‡ Referenced to 2.5 V

§ Referenced to 0 V



TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

electrical characteristics at $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2221Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	620			μV
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.3 to 2.2			V
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	2.97			V
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	15			mV
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	150			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to } 2\text{ V}$	$R_L = 2\text{ k}\Omega^\dagger$	3		V/mV
		$R_L = 1\text{ M}\Omega^\dagger$	250		
r_{id} Differential input resistance		10^{12}			Ω
r_{ic} Common-mode input resistance		10^{12}			Ω
c_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	6			pF
z_o Closed-loop output impedance	$f = 10\text{ kHz}$, $A_V = 10$	90			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	82			dB
kSVR Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = 0$, No load	95			dB
I_{DD} Supply current	$V_O = 0$, No load	100			μA

† Referenced to 1.5 V

electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2221Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	610			μV
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.3 to 4.2			V
V_{OH} High-level output voltage	$I_{OH} = -500\ \mu\text{A}$	4.88			V
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	12			mV
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	120			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to } 4\text{ V}$	$R_L = 2\text{ k}\Omega^\dagger$	5		V/mV
		$R_L = 1\text{ M}\Omega^\dagger$	800		
r_{id} Differential input resistance		10^{12}			Ω
r_{ic} Common-mode input resistance		10^{12}			Ω
c_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	6			pF
z_o Closed-loop output impedance	$f = 10\text{ kHz}$, $A_V = 10$	70			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	85			dB
kSVR Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = 0$, No load	95			dB
I_{DD} Supply current	$V_O = 0$, No load	110			μA

† Referenced to 2.5 V

TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
 SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution vs Common-mode input voltage	2, 3 4, 5
α_{VIO}	Input offset voltage temperature coefficient	Distribution	6, 7
I_{IB}/I_{IO}	Input bias and input offset currents	vs Free-air temperature	8
V_I	Input voltage	vs Supply voltage vs Free-air temperature	9 10
V_{OH}	High-level output voltage	vs High-level output current	11, 14
V_{OL}	Low-level output voltage	vs Low-level output current	12, 13, 15
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	16
I_{OS}	Short-circuit output current	vs Supply voltage vs Free-air temperature	17 18
V_O	Output voltage	vs Differential input voltage	19, 20
A_{VD}	Differential voltage amplification	vs Load resistance	21
A_{VD}	Large signal differential voltage amplification	vs Frequency vs Free-air temperature	22, 23 24, 25
z_o	Output impedance	vs Frequency	26, 27
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	28 29
k_{SVR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	30, 31 32
I_{DD}	Supply current	vs Supply voltage	33
SR	Slew rate	vs Load capacitance vs Free-air temperature	34 35
V_O	Inverting large-signal pulse response	vs Time	36, 37
V_O	Voltage-follower large-signal pulse response	vs Time	38, 39
V_O	Inverting small-signal pulse response	vs Time	40, 41
V_O	Voltage-follower small-signal pulse response	vs Time	42, 43
V_n	Equivalent input noise voltage	vs Frequency	44, 45
	Input noise voltage (referred to input)	Over a 10-second period	46
THD + N	Total harmonic distortion plus noise	vs Frequency	47
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	48 49
ϕ_m	Phase margin	vs Frequency vs Load capacitance	22, 23 52, 53
	Gain margin	vs Load capacitance	50, 51
B_1	Unity-gain bandwidth	vs Load capacitance	54, 55

TYPICAL CHARACTERISTICS

**DISTRIBUTION OF TLV2211
 INPUT OFFSET VOLTAGE**




Figure 2

**DISTRIBUTION OF TLV2211
 INPUT OFFSET VOLTAGE**




Figure 3

**INPUT OFFSET VOLTAGE†
 vs
 COMMON-MODE INPUT VOLTAGE**




Figure 4

**INPUT OFFSET VOLTAGE†
 vs
 COMMON-MODE INPUT VOLTAGE**




Figure 5

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8








Figure 9

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 †† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 14




Figure 15




Figure 16








Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE†
 AMPLIFICATION AND PHASE MARGIN
 vs
 FREQUENCY




Figure 22

LARGE-SIGNAL DIFFERENTIAL VOLTAGE†
 AMPLIFICATION AND PHASE MARGIN†
 vs
 FREQUENCY








Figure 23

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

COMMON-MODE REJECTION RATIO†
 vs
 FREQUENCY




Figure 28

COMMON-MODE REJECTION RATIO††
 vs
 FREE-AIR TEMPERATURE




Figure 29

SUPPLY-VOLTAGE REJECTION RATIO†
 vs
 FREQUENCY




Figure 30

SUPPLY-VOLTAGE REJECTION RATIO†
 vs
 FREQUENCY








Figure 31

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

†† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

INVERTING LARGE-SIGNAL PULSE RESPONSE†




Figure 36

INVERTING LARGE-SIGNAL PULSE RESPONSE†




Figure 37

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 38

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 39

† For all curves where $V_{DD} = 5V$, all loads are referenced to 2.5V. For all curves where $V_{DD} = 3V$, all loads are referenced to 1.5V.

TYPICAL CHARACTERISTICS

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 40

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 41

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE†




Figure 42

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE†




Figure 43

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

EQUIVALENT INPUT NOISE VOLTAGE†
 vs
 FREQUENCY




Figure 44

EQUIVALENT INPUT NOISE VOLTAGE†
 vs
 FREQUENCY




Figure 45

INPUT NOISE VOLTAGE OVER
 A 10-SECOND PERIOD†




Figure 46

TOTAL HARMONIC DISTORTION PLUS NOISE†
 vs
 FREQUENCY




Figure 47

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

**GAIN-BANDWIDTH PRODUCT†
vs
FREE-AIR TEMPERATURE**




Figure 48

**GAIN-BANDWIDTH PRODUCT
vs
SUPPLY VOLTAGE**




Figure 49

**GAIN MARGIN
vs
LOAD CAPACITANCE**




Figure 50

**GAIN MARGIN
vs
LOAD CAPACITANCE**




Figure 51

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

PHASE MARGIN
 vs
 LOAD CAPACITANCE




Figure 52

PHASE MARGIN
 vs
 LOAD CAPACITANCE




Figure 53

UNITY-GAIN BANDWIDTH
 vs
 LOAD CAPACITANCE




Figure 54

UNITY-GAIN BANDWIDTH
 vs
 LOAD CAPACITANCE




Figure 55

APPLICATION INFORMATION

driving large capacitive loads

The TLV2221 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 50 through Figure 55 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A small series resistor (R_{null}) at the output of the device (Figure 56) improves the gain and phase margins when driving large capacitive loads. Figure 50 through Figure 53 show the effects of adding series resistances of 100 Ω , 200 Ω , 500 Ω , and 1 k Ω . The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta\phi_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times R_{null} \times C_L \right) \quad (1)$$

where :

- $\Delta\phi_{m1}$ = improvement in phase margin
- UGBW = unity-gain bandwidth frequency
- R_{null} = output series resistance
- C_L = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (Figure 54 and Figure 55). To use equation 1, UGBW must be approximated from Figure 54 and Figure 55.




Figure 56. Series-Resistance Circuit

The TLV2221 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500 μA and source 1 mA at $V_{DD} = 5\text{ V}$ at a maximum quiescent I_{DD} of 200 μA . This provides a greater than 80% power efficiency.

When driving heavy dc loads, such as 2 k Ω , the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 38. This condition is affected by three factors:

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The distortion occurs only when the output signal swings through the point where the load is referenced. Figure 39 illustrates two 2-k Ω load conditions. The first load condition shows the distortion seen for a 2-k Ω load tied to 2.5 V. The third load condition in Figure 39 shows no distortion for a 2-k Ω load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 39 illustrates the difference seen on the output for a 2-k Ω load and a 100-k Ω load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.

TLV2221, TLV2221Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS157B – JUNE 1996 – REVISED FEBRUARY 1997

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 6) and subcircuit in Figure 57 are generated using the TLV2221 typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 57. Boyle Macromodel and Subcircuit


PSpice and *Parts* are trademark of MicroSim Corporation.

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

- Output Swing Includes Both Supply Rails
- Low Noise . . . 15 nV/√Hz Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High Gain Bandwidth . . . 2 MHz at $V_{DD} = 5\text{ V}$ with 600 Ω Load
- High Slew Rate . . . 1.6 V/ μs at $V_{DD} = 5\text{ V}$
- Wide Supply Voltage Range 2.7 V to 10 V
- Macromodel Included



description

The TLV2231 is a single low-voltage operational amplifier available in the SOT-23 package. It offers 2 MHz of bandwidth and 1.6 V/ μs of slew rate for applications requiring good ac performance. The device exhibits rail-to-rail output performance for increased dynamic range in single or split supply applications. The TLV2231 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2231, exhibiting high input impedance and low noise, is excellent for small-signal conditioning of high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single- or split-supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). The device can also drive 600- Ω loads for telecom applications.

With a total area of 5.6mm², the SOT-23 package only requires one-third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces. TI has also taken special care to provide a pinout that is optimized for board layout (see Figure 1). Both inputs are separated by GND to prevent coupling or leakage paths. The OUT and IN- terminals are on the same end of the board for providing negative feedback. Finally, gain setting resistors and decoupling capacitor are easily placed around the package.




Figure 1. Typical Surface Mount Layout for a Fixed-Gain Noninverting Amplifier

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

AVAILABLE OPTIONS


T _A	V _{IOmax} AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM‡ (Y)
		SOT-23 (DBV)†		
0°C to 70°C	3 mV	TLV2231CDBV	VAEC	TLV2231Y
-40°C to 85°C	3 mV	TLV2231IDBV	VAEI	

† The DBV package available in tape and reel only.


‡ Chip forms are tested at T_A = 25°C only.

TLV2231Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2231C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic



COMPONENT COUNT†	
Transistors	23
Diodes	5
Resistors	11
Capacitors	2

† Includes both amplifiers and all ESD, bias, and trim circuitry

TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	12 V
Differential input voltage, V_{ID} (see Note 2)	$\pm V_{DD}$
Input voltage range, V_I (any input, see Note 1)	$-0.3 \text{ V to } V_{DD}$
Input current, I_I (each input)	$\pm 5 \text{ mA}$
Output current, I_O	$\pm 50 \text{ mA}$
Total current into V_{DD+}	$\pm 50 \text{ mA}$
Total current out of V_{DD-}	$\pm 50 \text{ mA}$
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLV2231C	$0^\circ\text{C to } 70^\circ\text{C}$
TLV2231I	$-40^\circ\text{C to } 85^\circ\text{C}$
Storage temperature range, T_{stg}	$-65^\circ\text{C to } 150^\circ\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD-} .
 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below $V_{DD-} - 0.3 \text{ V}$.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TLV2231C		TLV2231I		UNIT
	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, V_I	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Common-mode input voltage, V_{IC}	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Operating free-air temperature, T_A	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD-} .



TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2231C			TLV2231I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	Full range	0.75 3			0.75 3			mV
α_{VIO} Temperature coefficient of input offset voltage			0.5			0.5			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current		25°C	1			1			pA
	Full range	150			150				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2	0 to 2	-0.3 to 2.2	V		
		Full range	0 to 1.7		0 to 1.7				
V_{OH} High-level output voltage	$I_{OH} = -1\text{ mA}$ $I_{OH} = -2\text{ mA}$	25°C	2.87			2.87			V
		25°C	2.74			2.74			
		Full range	2			2			
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	25°C	10			10			mV
		25°C	100			100			
		Full range	300			300			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	25°C	$R_L = 600\ \Omega$ ‡			1 1.6			V/mV
			$R_L = 1\text{ M}\Omega$ ‡			0.3			
		25°C	250			250			
r_{id} Differential input resistance		25°C	10^{12}			10^{12}			Ω
r_{ic} Common-mode input resistance		25°C	10^{12}			10^{12}			Ω
c_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	6			6			pF
z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 1$	25°C	156			156			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	60 70			60 70			dB
		Full range	55			55			
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	70 96			70 96			dB
		Full range	70			70			
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load	25°C	750 1000			750 1000			μA
		Full range	1250			1250			

† Full range for the TLV2231C is 0°C to 70°C. Full range for the TLV2231I is -40°C to 85°C.

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS		T_A †	TLV2231C			TLV2231I			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 1.1\text{ V to }1.9\text{ V}$, $C_L = 100\text{ pF}‡$	$R_L = 600\ \Omega‡$	25°C	0.75	1.25	0.75	1.25	V/ μs	
				Full range	0.5		0.5			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$ $f = 1\text{ kHz}$		25°C	105		105		nV/ $\sqrt{\text{Hz}}$	
				25°C	16		16			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$		25°C	1.4		1.4		μV	
				25°C	1.5		1.5			
I_n	Equivalent input noise current			25°C	0.6		0.6		fA/ $\sqrt{\text{Hz}}$	
THD+N	Total harmonic distortion plus noise	$V_O = 1\text{ V to }2\text{ V}$, $f = 20\text{ kHz}$, $R_L = 600\ \Omega‡$	$A_V = 1$ $A_V = 10$	25°C	0.285%		0.285%			
					7.2%		7.2%			
		$V_O = 1\text{ V to }2\text{ V}$, $f = 20\text{ kHz}$, $R_L = 600\ \Omega§$	$A_V = 1$ $A_V = 10$ $A_V = 100$	25°C	0.014%		0.014%			
					0.098%		0.098%			
					0.13%		0.13%			
Gain-bandwidth product	$f = 10\text{ kHz}$, $C_L = 100\text{ pF}‡$	$R_L = 600\ \Omega‡$		25°C	1.9		1.9		MHz	
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $R_L = 600\ \Omega‡$	$A_V = 1$, $C_L = 100\text{ pF}‡$		25°C	60		60		kHz
t_s	Settling time	$A_V = -1$, Step = 1 V to 2 V, $R_L = 600\ \Omega‡$, $C_L = 100\text{ pF}‡$	To 0.1% To 0.01%	25°C	0.9		0.9		μs	
					1.5		1.5			
ϕ_m	Phase margin at unity gain	$R_L = 600\ \Omega‡$	$C_L = 100\text{ pF}‡$	25°C	50°		50°			
	Gain margin			25°C	8		8			dB

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

§ Referenced to 0 V



TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2231C			TLV2231I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 2.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	Full range	0.71 3			0.71 3			mV
α_{VIO} Temperature coefficient of input offset voltage			0.5			0.5			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current	25°C	1			1			pA	
	Full range	150			150				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 4	-0.3 to 4.2	0 to 4	-0.3 to 4.2	V		
		Full range	0 to 3.7		0 to 3.7				
V_{OH} High-level output voltage	$I_{OH} = -1\text{ mA}$ $I_{OH} = -4\text{ mA}$	25°C	4.9			4.9			V
		25°C	4.6			4.6			
		Full range	4			4			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C	80			80			mV
		25°C	160			160			
		Full range	500			500			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 600\ \Omega$ ‡	25°C	1	1.5	1	1.5	V/mV	
			Full range	0.3					
		$R_L = 1\text{ M}\Omega$ ‡	25°C	400			400		
r_{id} Differential input resistance		25°C	10^{12}			10^{12}			Ω
r_{ic} Common-mode input resistance		25°C	10^{12}			10^{12}			Ω
c_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	6			6			pF
z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 1$	25°C	138			138			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	60	70	60	70	dB		
		Full range	55			55			
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	70	96	70	96	dB		
		Full range	70			70			
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C	850	1200	850	1200	μA		
		Full range	1500			1500			

† Full range for the TLV2231C is 0°C to 70°C. Full range for the TLV2231I is -40°C to 85°C.

‡ Referenced to 2.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
 SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS		T_A †	TLV2231C			TLV2231I			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 1.5\text{ V to }3.5\text{ V},$ $C_L = 100\text{ pF}‡$	$R_L = 600\ \Omega‡,$ Full range	25°C	1	1.6	1	1.6	$\text{V}/\mu\text{s}$	
				25°C	0.7		0.7			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$ $f = 1\text{ kHz}$	$R_L = 600\ \Omega‡$	25°C	100			100	$\text{nV}/\sqrt{\text{Hz}}$	
				25°C	15			15		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$	$R_L = 600\ \Omega‡$	25°C	1.4			1.4	μV	
				25°C	1.5			1.5		
I_n	Equivalent input noise current		$R_L = 600\ \Omega‡$	25°C	0.6			0.6	$\text{fA}/\sqrt{\text{Hz}}$	
THD+N	Total harmonic distortion plus noise	$V_O = 1.5\text{ V to }3.5\text{ V},$ $f = 20\text{ kHz},$ $R_L = 600\ \Omega‡$	$R_L = 600\ \Omega‡$	25°C	$A_V = 1$			0.409%	0.409%	
					$A_V = 10$			3.68%	3.68%	
		$V_O = 1.5\text{ V to }3.5\text{ V},$ $f = 20\text{ kHz},$ $R_L = 600\ \Omega§$	$R_L = 600\ \Omega‡$	25°C	$A_V = 1$			0.018%	0.018%	
					$A_V = 10$			0.045%	0.045%	
	Gain-bandwidth product	$f = 10\text{ kHz},$ $C_L = 100\text{ pF}‡$	$R_L = 600\ \Omega‡$	25°C	$A_V = 100$			0.116%	0.116%	
								2	2	MHz
								2	2	
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V},$ $R_L = 600\ \Omega‡$	$A_V = 1,$ $C_L = 100\text{ pF}‡$	25°C	300			300	kHz	
t_s	Settling time	$A_V = -1,$ Step = 1.5 V to 3.5 V, $R_L = 600\ \Omega‡,$ $C_L = 100\text{ pF}‡$	$R_L = 600\ \Omega‡$	25°C	To 0.1%			0.95	0.95	μs
					To 0.01%			2.4	2.4	
ϕ_m	Phase margin at unity gain	$R_L = 600\ \Omega‡,$	$C_L = 100\text{ pF}‡$	25°C	48°			48°		
				25°C	8			8		dB
	Gain margin			25°C	8			8	dB	

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

§ Referenced to 0 V



TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

electrical characteristics at $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2231Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	750			μV
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.3 to 2.2			V
V_{OH} High-level output voltage	$I_{OH} = -1\text{ mA}$	2.87			V
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	10			mV
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	100			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to }2\text{ V}$	$R_L = 600\ \Omega^\dagger$	1.6		V/mV
		$R_L = 1\ \text{M}\Omega^\dagger$	250		
r_{id} Differential input resistance		10^{12}			Ω
r_{ic} Common-mode input resistance		10^{12}			Ω
C_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	6			pF
Z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 1$	156			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	60	70		dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = 0$, No load	96			dB
I_{DD} Supply current	$V_O = 0$, No load	750			μA

† Referenced to 1.5 V

electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2231Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	710			μV
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.3 to 4.2			V
V_{OH} High-level output voltage	$I_{OH} = -1\text{ mA}$	4.9			V
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	80			mV
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	160			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to }2\text{ V}$	$R_L = 600\ \Omega^\dagger$	15		V/mV
		$R_L = 1\ \text{M}\Omega^\dagger$	400		
r_{id} Differential input resistance		10^{12}			Ω
r_{ic} Common-mode input resistance		10^{12}			Ω
C_{ic} Common-mode input capacitance	$f = 10\text{ kHz}$	6			pF
Z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 1$	138			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	60	70		dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = 0$, No load	96			dB
I_{DD} Supply current	$V_O = 0$, No load	850			μA

† Referenced to 2.5 V



TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
 SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution vs Common-mode input voltage	2, 3 4, 5
α_{VIO}	Input offset voltage temperature coefficient	Distribution	6, 7
I_{IB}/I_{IO}	Input bias and input offset currents	vs Free-air temperature	8
V_I	Input voltage	vs Supply voltage vs Free-air temperature	9 10
V_{OH}	High-level output voltage	vs High-level output current	11, 14
V_{OL}	Low-level output voltage	vs Low-level output current	12, 13, 15
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	16
I_{OS}	Short-circuit output current	vs Supply voltage vs Free-air temperature	17 18
V_O	Output voltage	vs Differential input voltage	19, 20
A_{VD}	Differential voltage amplification	vs Load resistance	21
A_{VD}	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	22, 23 24, 25
Z_o	Output impedance	vs Frequency	26, 27
$CMRR$	Common-mode rejection ratio	vs Frequency vs Free-air temperature	28 29
k_{SVR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	30, 31 32
I_{DD}	Supply current	vs Supply voltage	33
SR	Slew rate	vs Load capacitance vs Free-air temperature	34 35
V_O	Inverting large-signal pulse response	vs Time	36, 37
V_O	Voltage-follower large-signal pulse response	vs Time	38, 39
V_O	Inverting small-signal pulse response	vs Time	40, 41
V_O	Voltage-follower small-signal pulse response	vs Time	42, 43
V_n	Equivalent input noise voltage	vs Frequency	44, 45
	Noise voltage (referred to input)	Over a 10-second period	46
$THD + N$	Total harmonic distortion plus noise	vs Frequency	47
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	48 49
	Gain margin	vs Load capacitance	50, 51
ϕ_m	Phase margin	vs Frequency vs Load capacitance	22, 23 52, 53
B_1	Unity-gain bandwidth	vs Load capacitance	54, 55

TYPICAL CHARACTERISTICS




Figure 2




Figure 3




Figure 4




Figure 5

† For all curves where $V_{DD} = 5 \text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 \text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2231 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT†




Figure 6

DISTRIBUTION OF TLV2231 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT†




Figure 7

INPUT BIAS AND INPUT OFFSET CURRENTS† vs FREE-AIR TEMPERATURE




Figure 8

INPUT VOLTAGE vs SUPPLY VOLTAGE








Figure 9

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 14




Figure 15




Figure 16








Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 †† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE MARGIN†
 vs
 FREQUENCY




Figure 22

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE MARGIN†
 vs
 FREQUENCY




Figure 23

† For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

**LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION†‡
 vs
 FREE-AIR TEMPERATURE**




Figure 24

**LARGE-SIGNAL DIFFERENTIAL
 VOLTAGE AMPLIFICATION†‡
 vs
 FREE-AIR TEMPERATURE**




Figure 25

**OUTPUT IMPEDANCE‡
 vs
 FREQUENCY**




Figure 26

**OUTPUT IMPEDANCE‡
 vs
 FREQUENCY**




Figure 27

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

COMMON-MODE REJECTION RATIO†
 vs
 FREQUENCY




Figure 28

COMMON-MODE REJECTION RATIO†‡
 vs
 FREE-AIR TEMPERATURE




Figure 29

SUPPLY-VOLTAGE REJECTION RATIO†
 vs
 FREQUENCY




Figure 30

SUPPLY-VOLTAGE REJECTION RATIO†
 vs
 FREQUENCY








Figure 31

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

INVERTING LARGE-SIGNAL PULSE RESPONSE†




Figure 36

INVERTING LARGE-SIGNAL PULSE RESPONSE†




Figure 37

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 38

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 39

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 40

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 41

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE†




Figure 42

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE†




Figure 43

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

EQUIVALENT INPUT NOISE VOLTAGE†
 vs
 FREQUENCY




Figure 44

EQUIVALENT INPUT NOISE VOLTAGE†
 vs
 FREQUENCY




Figure 45

INPUT NOISE VOLTAGE OVER
 A 10-SECOND PERIOD†




Figure 46

TOTAL HARMONIC DISTORTION PLUS NOISE†
 vs
 FREQUENCY




Figure 47

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

**GAIN-BANDWIDTH PRODUCT††
 vs
 FREE-AIR TEMPERATURE**




Figure 48

**GAIN-BANDWIDTH PRODUCT†
 vs
 SUPPLY VOLTAGE**




Figure 49

**GAIN MARGIN†
 vs
 LOAD CAPACITANCE**




Figure 50

**GAIN MARGIN†
 vs
 LOAD CAPACITANCE**




Figure 51

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

PHASE MARGIN†
 vs
 LOAD CAPACITANCE




Figure 52

PHASE MARGIN†
 vs
 LOAD CAPACITANCE




Figure 53

UNITY-GAIN BANDWIDTH†
 vs
 LOAD CAPACITANCE




Figure 54

UNITY-GAIN BANDWIDTH†
 vs
 LOAD CAPACITANCE




Figure 55

† For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

APPLICATION INFORMATION

driving large capacitive loads

The TLV2231 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 50 through Figure 55 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A small series resistor (R_{null}) at the output of the device (see Figure 56) improves the gain and phase margins when driving large capacitive loads. Figure 50 through Figure 53 show the effects of adding series resistances of 50 Ω , 100 Ω , 500 Ω , and 1000 Ω . The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta\phi_{m1} = \tan^{-1} (2 \times \pi \times \text{UGBW} \times R_{null} \times C_L) \quad (1)$$

where :

- $\Delta\phi_{m1}$ = improvement in phase margin
- UGBW = unity-gain bandwidth frequency
- R_{null} = output series resistance
- C_L = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 54 and Figure 55). To use equation 1, UGBW must be approximated from Figure 54 and Figure 55.




Figure 56. Series-Resistance Circuit

TLV2231, TLV2231Y
Advanced LinCMOS™ RAIL-TO-RAIL
LOW-POWER SINGLE OPERATIONAL AMPLIFIERS
 SLOS158B – JUNE 1996 – REVISED FEBRUARY 1997

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 6) and subcircuit in Figure 57 are generated using the TLV2231 typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 57. Boyle Macromodel and Subcircuit

PSpice and *Parts* are trademark of MicroSim Corporation.

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997


- **Output Swing Includes Both Supply Rails**
- **Low Noise . . . 19 nV/√Hz Typ at f = 1 kHz**
- **Low Input Bias Current . . . 1 pA Typ**
- **Fully Specified for Both Single-Supply and Split-Supply Operation**
- **Very Low Power . . . 34 μA Per Channel Typ**
- **Common-Mode Input Voltage Range Includes Negative Rail**
- **Low Input Offset Voltage**
850 μV Max at T_A = 25°C
- **Wide Supply Voltage Range**
2.7 V to 8 V
- **Macromodel Included**

description

The TLV2252 and TLV2254 are dual and quaduple low-voltage operational amplifiers from Texas Instruments. Both devices exhibit rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV225x family consumes only 34 μA of supply current per channel. This micropower operation makes them good choices for battery-powered applications. This family is fully characterized at 3 V and 5 V and is optimized for low-voltage applications. The noise performance has been dramatically improved over previous generations of CMOS amplifiers. The TLV225x has a noise level of 19 nV/√Hz at 1kHz; four times lower than competitive micropower solutions.

The TLV225x, exhibiting high input impedance and low noise, are excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLV225xA family is available and has a maximum input offset voltage of 850 μV.

The TLV2252/4 also make great upgrades to the TLV2322/4 in standard designs. They offer increased output dynamic range, lower noise voltage and lower input offset voltage. This enhanced feature set allows them to be used in a wider range of applications. For applications that require higher output drive and wider input voltage range, see the TLV2432 and TLV2442 devices. If your design requires single amplifiers, please see the TLV2211/21/31 family. These devices are single rail-to-rail operational amplifiers in the SOT-23 package. Their small size and low power consumption, make them ideal for high density, battery-powered equipment.



Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2252 AVAILABLE OPTIONS

T _A	V _{IOmax} AT 25°C	PACKAGED DEVICES						CHIP FORMS (Y)
		SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP‡ (PW)	CERAMIC FLATPACK (U)	
-40°C to 85°C	850 μV 1500 μV	TLV2252AID	—	—	TLV2252AIP	TLV2252AIPWLE	—	TLV2252Y
		TLV2252ID	—	—	TLV2252IP	—	—	
-55°C to 125°C	850 μV 1500 μV	—	TLV2252AMFK TLV2252MFK	TLV2252AMJG TLV2252MJG	— —	— —	TLV2252AMU TLV2252MU	

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLV2252CDR).

‡ The PW package is available only left-end taped and reeled.

§ Chips are tested at 25°C.

TLV2254 AVAILABLE OPTIONS

T _A	V _{IOmax} AT 25°C	PACKAGED DEVICES						CHIP FORMS (Y)
		SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP‡ (PW)	CERAMIC FLATPACK (W)	
-40°C to 85°C	850 μV 1500 μV	TLV2254AID	—	—	TLV2254AIN	TLV2254AIPWLE	—	TLV2254Y
		TLV2254ID	—	—	TLV2254IN	—	—	
-55°C to 125°C	850 μV 1500 μV	—	TLV2254AMFK TLV2254MFK	TLV2254AMJ TLV2254MJ	— —	— —	TLV2254AMW TLV2254MW	

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLV2254CDR).


‡ The PW package is available only left-end taped and reeled.

§ Chips are tested at 25°C.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997


TLV2252I, TLV2252AI
D, P, OR PW PACKAGE
(TOP VIEW)




TLV2252M, TLV2252AM ... JG PACKAGE
(TOP VIEW)




TLV2652M, TLV2252AM ... U PACKAGE
(TOP VIEW)




TLV2252M, TLV2252AM ... FK PACKAGE
(TOP VIEW)




TLV2254I, TLV2254AI ... D OR N PACKAGE
TLV2254M, TLV2254AM ... J OR W PACKAGE
(TOP VIEW)



TLV2254I, TLV2254AI ... PW PACKAGE
(TOP VIEW)




TLV2254M, TLV2254AM ... FK PACKAGE
(TOP VIEW)



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
 SLOS185 – FEBRUARY 1997


TLV2252Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2252. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.




TLV2254Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2254. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLV225X, TLV2252xA, TLV225X^Y
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185—FEBRUARY 1997

equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT†		
COMPONENT	TLV2252	TLV2254
Transistors	38	76
Resistors	30	56
Diodes	9	18
Capacitors	3	6

† Includes both amplifiers and all ESD, bias, and trim circuitry

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage, V_{ID} (see Note 2)	$\pm V_{DD}$
Input voltage range, V_I (any input, see Note 1)	$V_{DD-} - 0.3 \text{ V to } V_{DD+}$
Input current, I_I (each input)	$\pm 5 \text{ mA}$
Output current, I_O	$\pm 50 \text{ mA}$
Total current into V_{DD+}	$\pm 50 \text{ mA}$
Total current out of V_{DD-}	$\pm 50 \text{ mA}$
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : I Suffix	-40°C to 85°C
M Suffix	-55°C to 125°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, P, and PW packages	260°C
J, JG, U, and W packages	300°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to V_{DD-} .
 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below $V_{DD-} - 0.3 \text{ V}$.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW	145 mW
D-14	950 mW	7.6 mW/°C	494 mW	190 mW
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
J	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	546 mW	210 mW
N	1150 mW	9.2 mW/°C	598 mW	230 mW
P	1000 mW	8.0 mW/°C	520 mW	200 mW
PW-8	525 mW	4.2 mW/°C	273 mW	105 mW
PW-14	700 mW	5.6 mW/°C	364 mW	140 mW
U	700 mW	5.5 mW/°C	370 mW	150 mW
W	700 mW	5.5 mW/°C	370 mW	150 mW

recommended operating conditions

	TLV2252I		TLV2252M		UNIT
	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD} (see Note 1)	2.7	8	2.7	8	V
Input voltage range, V_I	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Common-mode input voltage, V_{IC}	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Operating free-air temperature, T_A	-40	85	-55	125	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD-} .



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2252I electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2252I			TLV2252AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		200	1500		200	850	μV
		Full range			1750			1000	
α_{VIO} Temperature coefficient of input offset voltage	$V_{DD\pm} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C to 85°C		0.5			0.5	$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)		25°C		0.003		0.003	$\mu\text{V}/\text{mo}$		
I_{IO} Input offset current		25°C		0.5			0.5	pA	
		Full range			150		150		
I_{IB} Input bias current	25°C		1			1	pA		
	Full range			150		150			
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V	
		Full range	0 to 1.7			0 to 1.7			
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C		2.98			2.98	V	
	$I_{OH} = -75\ \mu\text{A}$	25°C		2.9			2.9		
	$I_{OH} = -150\ \mu\text{A}$	Full range		2.8			2.8		
		25°C		2.8			2.8		
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C		10			10	mV	
		25°C		100			100		
	Full range			150		150			
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C		200			200		
		Full range			300		300		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	$R_L = 100\ \text{k}\Omega$ ‡	25°C	100	250		100	250	V/mV
			Full range		10			10	
		$R_L = 1\ \text{M}\Omega$ ‡	25°C		800			800	
$r_i(d)$ Differential input resistance		25°C		10^{12}			10^{12}	Ω	
$r_i(c)$ Common-mode input resistance		25°C		10^{12}			10^{12}	Ω	
$C_i(c)$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C		8			8	pF	
Z_o Closed-loop output impedance	$f = 25\ \text{kHz}$, $A_V = 10$	25°C		220			220	Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75		65	77	dB	
		Full range		60			60		
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	100	dB	
		Full range		80			80		
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load	25°C		68	125		68	125	μA
		Full range			150			150	

† Full range is – 40°C to 85°C.

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997

TLV2252I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2252I			TLV2252AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR	Slew rate at unity gain $V_O = 1.1\text{ V to }1.9\text{ V}$, $R_L = 100\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.07	0.1		0.07	0.1		V/ μ s	
		Full range	0.05			0.05				
V_n	Equivalent input noise voltage $f = 10\text{ Hz}$ $f = 1\text{ kHz}$	25°C	35			35			nV/ $\sqrt{\text{Hz}}$	
		25°C	19			19				
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	0.6			0.6			μ V	
		25°C	1.1			1.1				
I_n	Equivalent input noise current	25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$	
	Gain-bandwidth product $f = 1\text{ kHz}$, $C_L = 100\text{ pF}$ ‡	$R_L = 50\text{ k}\Omega$ ‡, 25°C	0.187			0.187			MHz	
B_{OM}	Maximum output-swing bandwidth $V_O(PP) = 1\text{ V}$, $R_L = 50\text{ k}\Omega$ ‡,	$A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C	60			60			kHz
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega$ ‡,	$C_L = 100\text{ pF}$ ‡	25°C	63°			63°			
			25°C	15			15			dB

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2252I electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2252I			TLV2252AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	200		1500	200		850	μV
		Full range			1750			1000	
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C	0.5			0.5			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range			150			150	
I_{IB} Input bias current	25°C	1			1			pA	
	Full range			150			150		
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2	V	
		Full range	0 to 3.5		0 to 3.5				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -75\ \mu\text{A}$ $I_{OH} = -150\ \mu\text{A}$	25°C	4.98			4.98		V	
		25°C	4.9	4.94		4.9	4.94		
		Full range	4.8			4.8			
		25°C	4.8	4.88		4.8	4.88		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C	0.01			0.01		V	
		25°C	0.09	0.15		0.09	0.15		
		Full range	0.15			0.15			
		25°C	0.2	0.3		0.2	0.3		
		Full range	0.3			0.3			
AVD Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 100\ \text{k}\Omega$ †	25°C	100	350	100	350	V/mV	
			Full range	10		10			
		$R_L = 1\ \text{M}\Omega$ †	25°C	1700		1700			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}		10^{12}		Ω		
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}		10^{12}		Ω		
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C	8		8		pF		
z_o Closed-loop output impedance	$f = 25\ \text{kHz}$, $A_V = 10$	25°C	200		200		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	83	70	83	dB		
		Full range	70		70				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	95	dB		
		Full range	80		80				
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C	70	125	70	125	μA		
		Full range	150		150				

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997

TLV2252I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2252I			TLV2252AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR	Slew rate at unity gain $V_O = 1.5\text{ V to }3.5\text{ V}$, $R_L = 100\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.07	0.12		0.07	0.12		V/ μs	
		Full range	0.05			0.05				
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C	36			36			nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	25°C	19			19			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C	0.7			0.7			μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	1.1			1.1			
I_n	Equivalent input noise current		25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V}$, $f = 20\text{ kHz}$, $R_L = 50\text{ k}\Omega$ ‡	$A_V = 1$	25°C	0.2%			0.2%			
		$A_V = 10$		1%			1%			
	Gain-bandwidth product $f = 50\text{ kHz}$, $C_L = 100\text{ pF}$ ‡	$R_L = 50\text{ k}\Omega$ ‡	25°C	0.2			0.2			MHz
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 2\text{ V}$, $R_L = 50\text{ k}\Omega$ ‡	$A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C	30			30			kHz
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡		25°C	63°			63°			
		Gain margin	25°C	15			15			dB

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
 SLOS185 – FEBRUARY 1997

TLV2254I electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2254I			TLV2254AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C		200	1500		200	850	μV
		Full range			1750			1000	
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C		0.5			0.5		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.003			0.003		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.5			0.5		pA
		Full range			150			150	
I_{IB} Input bias current	25°C		1			1		pA	
	Full range			150			150		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V	
		Full range	0 to 1.7			0 to 1.7			
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C		2.98			2.98	V	
	$I_{OH} = -75\ \mu\text{A}$	25°C		2.9			2.9		
	Full range			2.8			2.8		
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C		10			10	mV	
		25°C		100			100		
	Full range			150			150		
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C		200			200		
		Full range			300				300
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	25°C	$R_L = 100\text{ k}\Omega$ ‡	100	225		100	225	V/mV
				Full range	10			10	
		25°C	$R_L = 1\text{ M}\Omega$ ‡	800			800		
$r_{i(d)}$ Differential input resistance		25°C		10^{12}			10^{12}	Ω	
$r_{i(c)}$ Common-mode input resistance		25°C		10^{12}			10^{12}	Ω	
$c_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$, N package	25°C		8			8	pF	
z_o Closed-loop output impedance	$f = 25\text{ kHz}$, $A_V = 10$	25°C		220			220	Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75		65	77	dB	
		Full range		60			60		
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	100	dB	
		Full range		80			80		
I_{DD} Supply current (four amplifiers)	$V_O = 1.5\text{ V}$, No load	25°C		135	250		135	250	μA
		Full range			300			300	

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997

TLV2254I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2254I			TLV2254AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 0.7\text{ V to }1.7\text{ V}$, $R_L = 100\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.07	0.1		0.07	0.1		V/ μs
		Full range	0.05			0.05			
V_n Equivalent input noise voltage	f = 10 Hz	25°C		35			35		nV/ $\sqrt{\text{Hz}}$
	f = 1 kHz	25°C		19			19		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 1 Hz	25°C		0.6			0.6		μV
	f = 0.1 Hz to 10 Hz	25°C		1.1			1.1		
I_n Equivalent input noise current		25°C		0.6			0.6	fA/ $\sqrt{\text{Hz}}$	
Gain-bandwidth product	f = 1 kHz, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		0.187			0.187		MHz
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $A_V = 1$, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		60			60		kHz
ϕ_m Phase margin at unity gain Gain margin	$R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		63°			63°		
		25°C		15			15		dB

† Full range is – 40°C to 85°C.

‡ Referenced to 1.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2254I electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2254I			TLV2254AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm = \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	200 1500		200 850		μV		
		Full range	1750		1000				
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C	0.5		0.5		$\mu\text{V}/^\circ\text{C}$		
Input offset voltage long-term drift (see Note 4)		25°C	0.003		0.003		$\mu\text{V}/\text{mo}$		
I_{IO} Input offset current		25°C	0.5		0.5		pA		
		Full range	150		150				
I_{IB} Input bias current	25°C	1		1		pA			
	Full range	150		150					
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2	0 to 4	-0.3 to 4.2	V		
		Full range	0 to 3.5		0 to 3.5				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C	4.98		4.98		V		
		25°C	4.9	4.94	4.9	4.94			
		Full range	4.8		4.8				
V_{OL} Low-level output voltage	$I_{OH} = -150\ \mu\text{A}$	25°C	4.8	4.88	4.8	4.88	V		
		Full range	0.01		0.01				
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C	0.01	0.15	0.09	0.15			
		Full range	0.15		0.15				
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C	0.2	0.3	0.2	0.3			
Full range	0.3		0.3						
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 100\text{ k}\Omega$ ‡	25°C	100	350	100	350	V/mV	
			Full range	10		10			
		$R_L = 1\text{ M}\Omega$ ‡	25°C	1700		1700			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}		10^{12}		Ω		
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}		10^{12}		Ω		
$c_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$, N package	25°C	8		8		pF		
z_o Closed-loop output impedance	$f = 25\text{ kHz}$, $A_V = 10$	25°C	200		200		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	83	70	83	dB		
		Full range	70		70				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	95	dB		
		Full range	80		80				
I_{DD} Supply current (four amplifiers)	$V_O = 2.5\text{ V}$, No load	25°C	140	250	140	250	μA		
		Full range	300		300				

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997

TLV2254I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2254I			TLV2254AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.4\text{ V to }2.6\text{ V}, R_L = 100\text{ k}\Omega \ddagger, C_L = 100\text{ pF} \ddagger$	25°C	0.07	0.12		0.07	0.12	V/ μs	
		Full range	0.05			0.05			
V_n	Equivalent input noise voltage	f = 10 Hz	25°C			36			nV/ $\sqrt{\text{Hz}}$
		f = 1 kHz	25°C			19			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 1 Hz	25°C			0.7			μV
		f = 0.1 Hz to 10 Hz	25°C			1.1			
I_n	Equivalent input noise current	25°C				0.6			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V}, f = 20\text{ kHz}, R_L = 50\text{ k}\Omega \ddagger$	$A_V = 1$	25°C			0.2%			
		$A_V = 10$				1%			
	Gain-bandwidth product	f = 50 kHz, $C_L = 100\text{ pF} \ddagger, R_L = 50\text{ k}\Omega \ddagger$	25°C			0.2			MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}, R_L = 50\text{ k}\Omega \ddagger, A_V = 1, C_L = 100\text{ pF} \ddagger$	25°C			30			kHz
ϕ_m	Phase margin at unity gain	$R_L = 50\text{ k}\Omega \ddagger, C_L = 100\text{ pF} \ddagger$	25°C			63°			
			25°C			15			
	Gain margin		25°C			15			dB

† Full range is -40°C to 85°C.

‡ Referenced to 2.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
 SLOS185 – FEBRUARY 1997

TLV2252M electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2252M			TLV2252AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage		25°C	200	1500		200	850	μV		
		Full range		1750		1000				
α_{VIO} Temperature coefficient of input offset voltage	$V_{DD} \pm \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C to 85°C	0.5			0.5			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C	0.5			0.5			pA	
		125°C	500			500				
I_{IB} Input bias current	25°C	1			1			pA		
	125°C	500			500					
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V		
		Full range	0 to 1.7			0 to 1.7				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C	2.98			2.98			V	
	$I_{OH} = -75\ \mu\text{A}$	25°C	2.9			2.9				
	$I_{OH} = -150\ \mu\text{A}$	Full range	2.8			2.8				
		25°C	2.8			2.8				
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C	10			10			mV	
		Full range	100 150			100 150				
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	Full range	165			165				
		25°C	200 300			200 300				
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 1\text{ mA}$	Full range	300			300				
		25°C	100 250			100 250				
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	$R_L = 100\ \text{k}\Omega$ ‡	10			10			V/mV	
		$R_L = 1\ \text{M}\Omega$ ‡	Full range	10			10			
			25°C	800			800			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}			10^{12}			Ω	
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}			10^{12}			Ω	
$C_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C	8			8			pF	
Z_o Closed-loop output impedance	$f = 25\ \text{kHz}$, $A_V = 10$	25°C	220			220			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75		65	77	dB		
		Full range	60			60				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	100	dB		
		Full range	80			80				
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load	25°C	68	125		68	125	μA		
		Full range	150			150				

† Full range is -55°C to 125°C .

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997

TLV2252M operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2252M			TLV2252AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 0.8\text{ V to }1.4\text{ V}, R_L = 100\text{ k}\Omega\ddagger, C_L = 100\text{ pF}\ddagger$	25°C	0.07	0.1		0.07	0.1		V/ μs
		Full range	0.05			0.05			
V_n	Equivalent input noise voltage	f = 10 Hz	25°C			35			nV/ $\sqrt{\text{Hz}}$
		f = 1 kHz	25°C			19			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 1 Hz	25°C			0.6			μV
		f = 0.1 Hz to 10 Hz	25°C			1.1			
I_n	Equivalent input noise current		25°C			0.6			fA/ $\sqrt{\text{Hz}}$
	Gain-bandwidth product	f = 1 kHz, $R_L = 50\text{ k}\Omega\ddagger, C_L = 100\text{ pF}\ddagger$	25°C			0.187			MHz
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}, R_L = 50\text{ k}\Omega\ddagger, A_V = 1, C_L = 100\text{ pF}\ddagger$	25°C			60			kHz
ϕ_m	Phase margin at unity gain	$R_L = 50\text{ k}\Omega\ddagger, C_L = 100\text{ pF}\ddagger$	25°C			63°			
			25°C			15			dB

† Full range is -55°C to 125°C .

‡ Referenced to 1.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
 SLOS185 – FEBRUARY 1997

TLV2252M electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2252M			TLV2252AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm \pm 2.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	25°C		200	1500		200	850	μV
		Full range			1750			1000	
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C		0.5			0.5		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.003			0.003		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.5			0.5		pA
		125°C			500			500	
I_{IB} Input bias current	25°C		1			1		pA	
	125°C			500			500		
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2	V	
		Full range	0 to 3.5			0 to 3.5			
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -75\ \mu\text{A}$ $I_{OH} = -150\ \mu\text{A}$	25°C		4.98			4.98	V	
		25°C		4.9	4.94		4.9		4.94
		Full range		4.8			4.8		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C		0.01			0.01	V	
		25°C		0.09	0.15		0.09		0.15
		Full range			0.15				0.15
		25°C		0.2	0.3		0.2		0.3
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	25°C	$R_L = 100\ \text{k}\Omega$ ‡	100	350		100	350	V/mV
			Full range		10			10	
		25°C	$R_L = 1\ \text{M}\Omega$ ‡		1700			1700	
$r_{i(d)}$ Differential input resistance		25°C		10^{12}			10^{12}	Ω	
$r_{i(c)}$ Common-mode input resistance		25°C		10^{12}			10^{12}	Ω	
$C_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C		8			8	pF	
Z_o Closed-loop output impedance	$f = 25\ \text{kHz}$, $A_V = 10$	25°C		200			200	Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C		70	83		70	83	dB
		Full range		70			70		
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C		80	95		80	95	dB
		Full range		80			80		
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C		70	125		70	125	μA
		Full range			150			150	

† Full range is -55°C to 125°C.

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2252M operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2252M			TLV2252AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.25\text{ V to }2.75\text{ V}$, $R_L = 100\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.07	0.12		0.07	0.12		V/ μs
		Full range	0.05			0.05			
V_n	Equivalent input noise voltage	f = 10 Hz	36			36			nV/ $\sqrt{\text{Hz}}$
		f = 1 kHz	19			19			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 1 Hz	0.7			0.7			μV
		f = 0.1 Hz to 10 Hz	1.1			1.1			
I_n	Equivalent input noise current	25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V}$, f = 20 kHz, $R_L = 50\text{ k}\Omega$ ‡	$A_V = 1$	0.2%			0.2%			
		$A_V = 10$	1%			1%			
	Gain-bandwidth product	f = 50 kHz, $C_L = 100\text{ pF}$ ‡, $R_L = 50\text{ k}\Omega$ ‡	0.2			0.2			MHz
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $R_L = 50\text{ k}\Omega$ ‡, $A_V = 1$, $C_L = 100\text{ pF}$ ‡	30			30			kHz
ϕ_m	Phase margin at unity gain	$R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	63°			63°			
		Gain margin	15			15			

† Full range is – 55°C to 125°C.

‡ Referenced to 2.5 V



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2254M electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2254M			TLV2254AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage		25°C	200	1500		200	850	μV		
		Full range			1750		1000			
α_{VIO} Temperature coefficient of input offset voltage		25°C to 125°C	0.5			0.5			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{DD} \pm \pm 1.5\text{ V}$, $V_O = 0$,	$V_{IC} = 0$, $R_S = 50\ \Omega$	25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA	
		125°C	500			500				
I_{IB} Input bias current		25°C	1			1			pA	
		125°C	500			500				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V		
		Full range	0 to 1.7			0 to 1.7				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C	2.98			2.98			V	
	$I_{OH} = -75\ \mu\text{A}$	25°C	2.9			2.9				
	Full range		2.8			2.8				
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C	10			10			mV	
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	25°C	100	150		100	150			
	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 1\text{ mA}$	Full range		165			165			
		25°C	200	300		200	300			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	$R_L = 100\ \text{k}\Omega$ ‡	25°C	100	225		100	225	V/mV	
			Full range		10		10			
		$R_L = 1\ \text{M}\Omega$ ‡	25°C	800			800			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}			10^{12}			Ω	
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}			10^{12}			Ω	
$C_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, N package	25°C	8			8			pF	
Z_o Closed-loop output impedance	$f = 25\ \text{kHz}$, $A_V = 10$	25°C	220			220			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75		65	77	dB		
		Full range	60			60				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	100	dB		
		Full range	80			80				
I_{DD} Supply current (four amplifiers)	$V_O = 1.5\text{ V}$, No load	25°C	135	250		135	250	μA		
		Full range	300			300				

† Full range is -55°C to 125°C .

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2254M operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2254M			TLV2254AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 0.5\text{ V to }1.7\text{ V}$, $R_L = 100\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.07	0.1		0.07	0.1		V/ μs
		Full range	0.05			0.05			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C	35			35			nV/ $\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$	25°C	19			19			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C	0.6			0.6			μV
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	1.1			1.1			
I_n Equivalent input noise current		25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$
Gain-bandwidth product	$f = 1\text{ kHz}$, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.187			0.187			MHz
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $A_V = 1$, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	60			60			kHz
ϕ_m Phase margin at unity gain Gain margin	$R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	63°			63°			dB
		25°C	15			15			

† Full range is –55°C to 125°C.

‡ Referenced to 1.5 V.

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2254M electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2254M			TLV2254AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	200		1500	200		850	μV
		Full range	1750			1000			
α_{VIO} Temperature coefficient of input offset voltage		25°C to 125°C	0.5			0.5			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5		0.5				pA
		125°C	500			500			
I_{IB} Input bias current		25°C	1			1			pA
	125°C	500			500				
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2	V	
		Full range	0 to 3.5		0 to 3.5				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -75\ \mu\text{A}$ $I_{OH} = -150\ \mu\text{A}$	25°C	4.98		4.98				V
		25°C	4.9	4.94	4.9	4.94			
		Full range	4.8		4.8				
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $I_{OL} = 500\ \mu\text{A}$ $I_{OL} = 1\text{ mA}$	25°C	0.01		0.01				V
		25°C	0.09	0.15	0.09	0.15			
		Full range	0.15			0.15			
		25°C	0.2	0.3	0.2	0.3			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 100\ \text{k}\Omega$ †	25°C	100	350	100	350	V/mV	
			Full range	10		10			
		$R_L = 1\ \text{M}\Omega$ †	25°C	1700		1700			
$r_{i(d)}$ Differential input resistance		25°C	10 ¹²			10 ¹²			Ω
$r_{i(c)}$ Common-mode input resistance		25°C	10 ¹²			10 ¹²			Ω
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, N package	25°C	8			8			pF
z_o Closed-loop output impedance	$f = 25\ \text{kHz}$, $A_V = 10$	25°C	200			200			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	83	70	83			dB
		Full range	70			70			
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	95			dB
		Full range	80			80			
I_{DD} Supply current (four amplifiers)	$V_O = 2.5\text{ V}$, No load	25°C	140	250	140	250			μA
		Full range	300			300			

† Full range is -55°C to 125°C.

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997

TLV2254M operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS		T_A †	TLV2254M			TLV2254AM			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 0.5\text{ V to }3.5\text{ V}, R_L = 100\text{ k}\Omega\ddagger, C_L = 100\text{ pF}\ddagger$	25°C	0.07	0.12		0.07	0.12		V/ μs
			Full range	0.05			0.05			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$ $f = 1\text{ kHz}$	25°C		36			36		nV/ $\sqrt{\text{Hz}}$
			25°C		19			19		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$	25°C		0.7			0.7		μV
			25°C		1.1			1.1		
I_n	Equivalent input noise current		25°C		0.6			0.6	fA/ $\sqrt{\text{Hz}}$	
THD + N	Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V}, f = 20\text{ kHz}, R_L = 50\text{ k}\Omega\ddagger$	25°C	$A_V = 1$		0.2%		0.2%		
				$A_V = 10$		1%		1%		
	Gain-bandwidth product	$f = 50\text{ kHz}, C_L = 100\text{ pF}\ddagger$	25°C			0.2		0.2	MHz	
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}, R_L = 50\text{ k}\Omega\ddagger, C_L = 100\text{ pF}\ddagger$	25°C			30		30	kHz	
ϕ_m	Phase margin at unity gain	$R_L = 50\text{ k}\Omega\ddagger, C_L = 100\text{ pF}\ddagger$	25°C			63°		63°		
	Gain margin		25°C			15		15	dB	

† Full range is –55°C to 125°C.

‡ Referenced to 2.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2252Y electrical characteristics at $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2252Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm \pm 1.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	200			μV
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.3 to 2.2			V
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	2.98			V
	$I_{OH} = -150\ \mu\text{A}$	2.85			
V_{OL} Low-level output voltage	$V_{IC} = 0$, $I_{OL} = 50\ \mu\text{A}$	10			V
	$V_{IC} = 0$, $I_{OL} = 500\ \mu\text{A}$	100			
	$V_{IC} = 0$, $I_{OL} = 1\text{ mA}$	200			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to } 2\text{ V}$	$R_L = 100\ \text{k}\Omega^\dagger$	225		V/mV
		$R_L = 1\ \text{M}\Omega^\dagger$	800		
$r_{i(d)}$ Differential input resistance		10 ¹²			Ω
$r_{i(c)}$ Common-mode input resistance		10 ¹²			Ω
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	8			pF
Z_O Closed-loop output impedance	$f = 25\text{ kHz}$, $A_V = 10$	220			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	77			dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = 0$, No load	100			dB
I_{DD} Supply current	$V_O = 0$, No load	68			μA

[†] Referenced to 1.5 V



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2252Y electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TLV2252Y			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{DD} \pm \pm 2.5\text{ V}$, $V_O = 0$,	$V_{IC} = 0$, $R_S = 50\ \Omega$	200			μV
I_{IO}	Input offset current			0.5			pA
I_{IB}	Input bias current			1			pA
V_{ICR}	Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$,	$R_S = 50\ \Omega$	-0.3 to 4.2			V
V_{OH}	High-level output voltage	$I_{OH} = -20\ \mu\text{A}$		4.98			V
		$I_{OH} = -75\ \mu\text{A}$		4.94			
		$I_{OH} = -150\ \mu\text{A}$		4.88			
V_{OL}	Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$		0.01			V
		$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$		0.09			
		$V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$		0.2			
A_{VD}	Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 100\text{ k}\Omega^\dagger$	350			V/mV
			$R_L = 1\text{ M}\Omega^\dagger$	1700			
$r_{i(d)}$	Differential input resistance			10^{12}			Ω
$r_{i(c)}$	Common-mode input resistance			10^{12}			Ω
$c_{i(c)}$	Common-mode input capacitance	$f = 10\text{ kHz}$		8			pF
z_o	Closed-loop output impedance	$f = 25\text{ kHz}$,	$A_V = 10$	200			Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$		83			dB
k_{SVR}	Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load		95			dB
I_{DD}	Supply current	$V_O = 2.5\text{ V}$, No load		70			μA

† Referenced to 2.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TLV2254Y electrical characteristics at $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2254Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD\pm} = \pm 1.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	200			μV
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.3 to 2.2			V
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -150\ \mu\text{A}$	2.98			V
		2.85			
V_{OL} Low-level output voltage	$V_{IC} = 0$, $I_{OL} = 50\ \mu\text{A}$	10			mV
	$V_{IC} = 0$, $I_{OL} = 500\ \mu\text{A}$	100			
	$V_{IC} = 0$, $I_{OL} = 1\text{ mA}$	200			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to } 2\text{ V}$	$R_L = 100\ \text{k}\Omega^\dagger$	225		V/mV
		$R_L = 1\ \text{M}\Omega^\dagger$	800		
$r_{i(d)}$ Differential input resistance		10^{12}			Ω
$r_{i(c)}$ Common-mode input resistance		10^{12}			Ω
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$	8			pF
z_o Closed-loop output impedance	$f = 25\ \text{kHz}$, $A_V = 10$	220			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	77			dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = 0$, No load	100			dB
I_{DD} Supply current (four amplifiers)	$V_O = 0$, No load	135			μA

† Referenced to 1.5 V



TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
SLOS185 – FEBRUARY 1997

TLV2254Y electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2254Y			UNIT
		MAX	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD\pm} = \pm 2.5\text{ V}$, $R_S = 50\ \Omega$	$V_{IC} = 0$,	$V_O = 0$,	200	μV
I_{IO} Input offset current				0.5	pA
I_{IB} Input bias current				1	pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$,	$R_S = 50\ \Omega$		-0.3 to 4.2	V
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$			4.98	V
	$I_{OH} = -75\ \mu\text{A}$			4.94	
	$I_{OH} = -150\ \mu\text{A}$			4.88	
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$,	$I_{OL} = 50\ \mu\text{A}$		0.01	V
	$V_{IC} = 2.5\text{ V}$,	$I_{OL} = 500\ \mu\text{A}$		0.09	
	$V_{IC} = 2.5\text{ V}$,	$I_{OL} = 1\text{ mA}$		0.2	
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 100\text{ k}\Omega^\dagger$		350	V/mV
		$R_L = 1\text{ M}\Omega^\dagger$		1700	
$r_{i(d)}$ Differential input resistance				10^{12}	Ω
$r_{i(c)}$ Common-mode input resistance				10^{12}	Ω
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$			8	pF
Z_O Closed-loop output impedance	$f = 25\text{ kHz}$,	$A_V = 10$		200	Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$,	$V_O = 2.5\text{ V}$,	$R_S = 50\ \Omega$	83	dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$,	$V_{IC} = V_{DD}/2$,	No load	95	dB
I_{DD} Supply current (four amplifiers)	$V_O = 2.5\text{ V}$,	No load		140	μA

† Referenced to 2.5 V

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS
 SLOS185 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution vs Common-mode voltage	2 – 5 6, 7
α_{VIO}	Input offset voltage temperature coefficient	Distribution	8 – 11
I_{IB}/I_{IO}	Input bias and input offset currents	vs Free-air temperature	12
V_I	Input voltage	vs Supply voltage vs Free-air temperature	13 14
V_{OH}	High-level output voltage	vs High-level output current	15, 18
V_{OL}	Low-level output voltage	vs Low-level output current	16, 17, 19
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	20
I_{OS}	Short-circuit output current	vs Supply voltage vs Free-air temperature	21 22
V_{ID}	Differential input voltage	vs Output voltage	23, 24
A_{VD}	Differential voltage amplification	vs Load resistance	25
A_{VD}	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	26, 27 28, 29
Z_o	Output impedance	vs Frequency	30, 31
$CMRR$	Common-mode rejection ratio	vs Frequency vs Free-air temperature	32 33
k_{SVR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	34, 35 36
I_{DD}	Supply current	vs Supply voltage	37, 38
SR	Slew rate	vs Load capacitance vs Free-air temperature	39 40
V_O	Inverting large-signal pulse response	vs Time	41, 42
V_O	Voltage-follower large-signal pulse response	vs Time	43, 44
V_O	Inverting small-signal pulse response	vs Time	45, 46
V_O	Voltage-follower small-signal pulse response	vs Time	47, 48
V_n	Equivalent input noise voltage	vs Frequency	49, 50
	Input noise voltage	Over a 10-second period	51
	Integrated noise voltage	vs Frequency	52
$THD + N$	Total harmonic distortion plus noise	vs Frequency	53
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	54 55
ϕ_m	Phase margin	vs Frequency vs Load capacitance	26, 27 56
	Gain margin	vs Load capacitance	57
B_1	Unity-gain bandwidth	vs Load capacitance	58
	Overestimation of phase margin	vs Load capacitance	59

TYPICAL CHARACTERISTICS




Figure 2




Figure 3




Figure 4








Figure 5

TYPICAL CHARACTERISTICS



† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 10




Figure 11




Figure 12




Figure 13

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

INPUT VOLTAGE†
 vs
 FREE-AIR TEMPERATURE




Figure 14

HIGH-LEVEL OUTPUT VOLTAGE†
 vs
 HIGH-LEVEL OUTPUT CURRENT




Figure 15

LOW-LEVEL OUTPUT VOLTAGE†
 vs
 LOW-LEVEL OUTPUT CURRENT




Figure 16

LOW-LEVEL OUTPUT VOLTAGE†
 vs
 LOW-LEVEL OUTPUT CURRENT




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 18




Figure 19




Figure 20




Figure 21

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

SHORT-CIRCUIT OUTPUT CURRENT †
 vs
 FREE-AIR TEMPERATURE




Figure 22

DIFFERENTIAL INPUT VOLTAGE †
 vs
 OUTPUT VOLTAGE




Figure 23

DIFFERENTIAL INPUT VOLTAGE †
 vs
 OUTPUT VOLTAGE




Figure 24

DIFFERENTIAL VOLTAGE AMPLIFICATION †‡
 vs
 LOAD RESISTANCE




Figure 25

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE†
 AMPLIFICATION AND PHASE MARGIN
 vs
 FREQUENCY




Figure 26

LARGE-SIGNAL DIFFERENTIAL VOLTAGE†
 AMPLIFICATION AND PHASE MARGIN
 vs
 FREQUENCY




Figure 27

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

**LARGE-SIGNAL DIFFERENTIAL††
 VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE**




Figure 28

**LARGE-SIGNAL DIFFERENTIAL††
 VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE**




Figure 29

**OUTPUT IMPEDANCE‡
 vs
 FREQUENCY**




Figure 30

**OUTPUT IMPEDANCE‡
 vs
 FREQUENCY**








Figure 31

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS



† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.
 ‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS




Figure 36




Figure 37




Figure 38








Figure 39

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5 \text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 \text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

†† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TLV225x, TLV225xA, TLV225xY
Advanced LinCMOS™ RAIL-TO-RAIL
VERY LOW-POWER OPERATIONAL AMPLIFIERS

SLOS185 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 44

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 45

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 46

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE†




Figure 47

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS




Figure 48




Figure 49




Figure 50




Figure 51

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

INTEGRATED NOISE VOLTAGE†
 vs
 FREQUENCY




Figure 52

TOTAL HARMONIC DISTORTION PLUS NOISE†
 vs
 FREQUENCY




Figure 53

GAIN-BANDWIDTH PRODUCT
 vs
 SUPPLY VOLTAGE




Figure 54

GAIN-BANDWIDTH PRODUCT††
 vs
 FREE-AIR TEMPERATURE








Figure 55

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS



† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.
 ‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

APPLICATION INFORMATION

driving large capacitive loads

The TLV2252 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 51 and Figure 52 illustrate its ability to drive loads up to 1000 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A smaller series resistor (R_{null}) at the output of the device (see Figure 59) improves the gain and phase margins when driving large capacitive loads. Figure 51 and Figure 52 show the effects of adding series resistances of 10 Ω, 50 Ω, 100 Ω, 200 Ω, and 500 Ω. The addition of this series resistor has two effects: the first is that it adds a zero to the transfer function and the second is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation 1 can be used.

$$\Delta\phi_{m1} = \tan^{-1} (2 \times \pi \times \text{UGBW} \times R_{null} \times C_L) \tag{1}$$

where :

- $\Delta\phi_{m1}$ = improvement in phase margin
- UGBW = unity-gain bandwidth frequency
- R_{null} = output series resistance
- C_L = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 53). To use equation 1, UGBW must be approximated from Figure 53.

Using equation 1 alone overestimates the improvement in phase margin as illustrated in Figure 59. The overestimation is caused by the decrease in the frequency of the pole associated with the load, providing additional phase shift and reducing the overall improvement in phase margin.

Using Figure 60, with equation 1 enables the designer to choose the appropriate output series resistance to optimize the design of circuits driving large capacitance loads.




Figure 60. Series-Resistance Circuit

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 5) and subcircuit in Figure 61 are generated using the TLV2252 typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 61. Boyle Macromodel and Subcircuit

TLV226x, TLV226xA, TLV226xY Advanced LinCMOS™ RAIL-TO-RAIL OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

- Output Swing Includes Both Supply Rails
- Low Noise . . . 12 nV/√Hz Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Both Single-Supply and Split-Supply Operation
- Low Power . . . 500 μA Max
- Common-Mode Input Voltage Range Includes Negative Rail
- Low Input Offset Voltage
950 μV Max at T_A = 25°C (TLV226xA)
- Wide Supply Voltage Range
2.7 V to 8 V
- Macromodel Included

description

The TLV2262 and TLV2264 are dual and quad low voltage operational amplifiers from Texas Instruments. Both devices exhibit rail-to-rail output performance for increased dynamic range in single or split supply applications. The TLV226x family offers a compromise between the micro-power TLV225x and the ac performance of the TLC227x. It has low supply current for battery-powered applications, while still having adequate ac performance for applications that demand it. This family is fully characterized at 3 V and 5 V and is optimized for low-voltage applications. The noise performance has been dramatically improved over previous generations of CMOS amplifiers. Figure 1 depicts the low level of noise voltage for this CMOS amplifier, which has only 200 μA (typ) of supply current per amplifier.

The TLV226x, exhibiting high input impedance and low noise, are excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micro-power dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLV226xA family is available and has a maximum input offset voltage of 950 μV.

The TLV2262/4 also makes great upgrades to the TLV2332/4 in standard designs. They offer increased output dynamic range, lower noise voltage and lower input offset voltage. This enhanced feature set allows them to be used in a wider range of applications. For applications that require higher output drive and wider input voltage range, see the TLV2432 and TLV2442 devices. If your design requires single amplifiers, please see the TLV2211/21/31 family. These devices are single rail-to-rail operational amplifiers in the SOT-23 package. Their small size and low power consumption, make them ideal for high density, battery-powered equipment.




Figure 1

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES						CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	CERAMIC FLATPACK (U)	
0°C to 70°C	2.5 mV	TLV2262CD	—	—	TLV2262CP	TLV2262CPWLE	—	TLV2262Y
-40°C to 85°C	950 μV 2.5 mV	TLV2262AID	—	—	TLV2262AIP	TLV2262AIPWLE	—	
		TLV2262ID	—	—	TLV2262IP	—	—	
-55°C to 125°C	950 μV 2.5 mV	—	TLV2262AMFK	TLV2262AMJG	—	—	TLV2262AMU	
		—	TLV2262MFK	TLV2262MJG	—	—	TLV2262MU	

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLV2262CDR).

‡ The PW package is available only left-end taped and reeled.

§ Chips are tested at 25°C.

TLV2264 AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES						CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)	CERAMIC FLATPACK (W)	
-40°C to 85°C	950 μV 2.5 mV	TLV2264AID	—	—	TLV2264AIN	TLV2264AIPWLE	—	TLV2262Y
		TLV2264ID	—	—	TLV2264IN	—	—	
-55°C to 125°C	950 μV 2.5 mV	—	TLV2264AMFK	TLV2264AMJ	—	—	TLV2264AMW	
		—	TLV2264MFK	TLV2264MJ	—	—	TLV2264MW	

† The D packages are available taped and reeled. Add R suffix to device type (e.g., TLV2262IDR).

‡ The PW package is available only left-end taped and reeled.


§ Chips are tested at 25°C.




TLV226x, TLV226xA, TLV226xY Advanced LinCMOS™ RAIL-TO-RAIL OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997


**TLV2262C, TLV2262AC
TLV2262I, TLV2262AI
D, P, OR PW PACKAGE
(TOP VIEW)**




**TLV2262M, TLV2262AM
JG PACKAGE
(TOP VIEW)**




**TLV2262M, TLV2262AM
U PACKAGE
(TOP VIEW)**




**TLV2262M, TLV2262AM
FK PACKAGE
(TOP VIEW)**




**TLV2264I, TLV2264AI
D, N, OR PW PACKAGE
(TOP VIEW)**



**TLV2264M, TLV2264AM
J OR W PACKAGE
(TOP VIEW)**



**TLV2264M, TLV2264AM
FK PACKAGE
(TOP VIEW)**




TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997


TLV2262Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2262. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.




TLV2264Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2264. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT†		
COMPONENT	TLV2252	TLV2254
Transistors	38	76
Resistors	28	54
Diodes	9	18
Capacitors	3	6

† Includes both amplifiers and all ESD, bias, and trim circuitry

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage, V_{ID} (see Note 2)	$\pm V_{DD}$
Input voltage range, V_I (any input, see Note 1)	$V_{DD-} - 0.3 \text{ V}$ to V_{DD+}
Input current, I_I (each input)	$\pm 5 \text{ mA}$
Output current, I_O	$\pm 50 \text{ mA}$
Total current into V_{DD+}	$\pm 50 \text{ mA}$
Total current out of V_{DD-}	$\pm 50 \text{ mA}$
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : I suffix	-40°C to 85°C
M suffix	-55°C to 125°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, P, and PW packages	260°C
FK, J, JG, U, AND W packages	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD-} .
2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below $V_{DD-} - 0.3 \text{ V}$.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW	145 mW
D-14	950 mW	7.6 mW/°C	494 mW	—
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
J	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	—	210 mW
N	1150 mW	9.2 mW/°C	598 mW	—
P	1000 mW	8.0 mW/°C	520 mW	200 mW
PW-8	525 mW	4.2 mW/°C	273 mW	105 mW
PW-14	700 mW	5.6 mW/°C	364 mW	—
U	700 mW	5.5 mW/°C	—	150 mW
W	700 mW	5.5 mW/°C	370 mW	150 mW

recommended operating conditions

	I SUFFIX		M SUFFIX		UNIT
	MIN	MAX	MIN	MAX	
Supply voltage, $V_{DD\pm}$ (see Note 1)	2.7	8	2.7	8	V
Input voltage range, V_I	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Common-mode input voltage, V_{IC}	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Operating free-air temperature, T_A	-40	85	-55	125	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD-} .

TLV226x, TLV226xA, TLV226xY

Advanced LinCMOS™ RAIL-TO-RAIL OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262I electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2262I			TLV2262AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	300		2500	300		950	μV	
		Full range	3000			1500				
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C	2			2			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C	0.5			0.5			pA	
		Full range	150			150				
I_{IB} Input bias current	25°C	1			1			pA		
	Full range	150			150					
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V		
		Full range	0 to 1.7		0 to 1.7					
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C	2.99			2.99			V	
		25°C	2.85			2.85				
		Full range	2.825			2.825				
		25°C	2.7			2.7				
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C	10			10			mV	
		25°C	100			100				
		Full range	150			150				
		25°C	200			200				
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	$R_L = 50\ \text{k}\Omega$ ‡	25°C	60	100	60	100	V/mV		
			Full range	30			30			
		$R_L = 1\ \text{M}\Omega$ ‡	25°C	100			100			
			Full range	300			300			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}			10^{12}			Ω	
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}			10^{12}			Ω	
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C	8			8			pF	
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C	270			270			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75		65	77	dB		
		Full range	60			60				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	100	dB		
		Full range	80			80				
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load	25°C	400	500		400	500	μA		
		Full range	500			500				

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2262I			TLV2262AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.1\text{ V to }1.9\text{ V},$ $C_L = 100\text{ pF}‡$	$R_L = 50\text{ k}\Omega‡,$ Full range	25°C	0.35	0.55	0.35	0.55	V/ μs	
				0.3		0.3			
V_n	Equivalent input noise voltage		25°C	43			43	nV/ $\sqrt{\text{Hz}}$	
			25°C	12			12		
$V_N(\text{PP})$	Peak-to-peak equivalent input noise voltage		25°C	0.6			0.6	μV	
			25°C	1			1		
I_n	Equivalent input noise current		25°C	0.6			0.6	fA/ $\sqrt{\text{Hz}}$	
THD + N	Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V},$ $f = 20\text{ kHz},$ $R_L = 50\text{ k}\Omega‡$	25°C	$A_V = 1$	0.03%			0.03%	
				$A_V = 10$	0.05%			0.05%	
	Gain-bandwidth product	$f = 1\text{ kHz},$ $C_L = 100\text{ pF}‡$	25°C	0.67			0.67	MHz	
BOM	Maximum output-swing bandwidth	$V_O(\text{PP}) = 1\text{ V},$ $R_L = 50\text{ k}\Omega‡,$	25°C	395			395	kHz	
t_s	Settling time	$A_V = -1,$ Step = 1 V to 2 V, $R_L = 50\text{ k}\Omega‡,$ $C_L = 100\text{ pF}‡$	25°C	To 0.1%	5.6			5.6	μs
				To 0.01%	12.5			12.5	
ϕ_m	Phase margin at unity gain	$R_L = 50\text{ k}\Omega‡,$ $C_L = 100\text{ pF}‡$	25°C	55°			55°		
	Gain margin		25°C	11			11		dB

† Full range is – 40°C to 85°C.

‡ Referenced to 1.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262I electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2262I			TLV2262AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		300	2500		300	950	μV
		Full range			3000			1500	
αV_{IO} Temperature coefficient of input offset voltage		25°C to 85°C		2			2	$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{DD} = \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C		0.003			0.003	$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C		0.5			0.5	pA	
		Full range			150		150		
I_{IB} Input bias current		25°C		1			1	pA	
	Full range			150		150			
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2	V	
		Full range	0 to 3.5			0 to 3.5			
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C		4.99			4.99	V	
		25°C	4.85	4.94		4.85	4.94		
	Full range	4.82			4.82				
	$I_{OH} = -100\ \mu\text{A}$	25°C	4.7	4.85		4.7	4.85		
Full range		4.6			4.6				
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C		0.01			0.01	V	
		25°C		0.09	0.15		0.09		0.15
	Full range			0.15			0.15		
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	25°C		0.2	0.3		0.2		0.3
Full range				0.3			0.3		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 50\ \text{k}\Omega$ ‡	25°C	80	170		80	170	V/mV
			Full range	55			55		
		$R_L = 1\ \text{M}\Omega$ ‡	25°C		550			550	
$r_{i(d)}$ Differential input resistance		25°C		1012			1012	Ω	
$r_{i(c)}$ Common-mode input resistance		25°C		1012			1012	Ω	
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C		8			8	pF	
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C		240			240	Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	83		70	83	dB	
		Full range	70			70			
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	95	dB	
		Full range	80			80			
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C		400	500		400	500	μA
		Full range			500			500	

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2262I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2262I			TLV2262AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.5\text{ V to }3.5\text{ V}, R_L = 50\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	0.35	0.55		0.35	0.55		V/ μs
		Full range	0.3			0.3			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C			40			nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	25°C			12			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C			0.7			μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C			1.3			
I_n	Equivalent input noise current	25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V}, f = 20\text{ kHz}, R_L = 50\text{ k}\Omega^\ddagger$	$A_V = 1$	25°C			0.017%			
		$A_V = 10$	25°C			0.03%			
	Gain-bandwidth product $f = 50\text{ kHz}, C_L = 100\text{ pF}^\ddagger, R_L = 50\text{ k}\Omega^\ddagger$	25°C	0.71			0.71			MHz
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 2\text{ V}, R_L = 50\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	185			185			kHz
t_s	Settling time $A_V = -1, \text{ Step} = 0.5\text{ V to }2.5\text{ V}, R_L = 50\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	To 0.1%	25°C			6.4			μs
		To 0.01%	25°C			14.1			
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	56°			56°			
	Gain margin	25°C	11			11			dB

† Full range is $-40^\circ\text{C to }85^\circ\text{C}$.

‡ Referenced to 2.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2264I electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2264I			TLV2264AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C		300	2500		300	950	μV
		Full range			3000			1500	
αV_{IO} Temperature coefficient of input offset voltage		25°C to 85°C		2			2		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.003			0.003		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.5			0.5		pA
		Full range			150			150	
I_{IB} Input bias current	25°C		1			1		pA	
	Full range			150			150		
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V	
		Full range	0 to 1.7			0 to 1.7			
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C		2.99			2.99	V	
		25°C		2.85			2.85		
		Full range		2.825			2.825		
		25°C		2.7			2.7		
V_{OL} Low-level output voltage	$I_{OL} = -400\ \mu\text{A}$	25°C		10			10	mV	
		25°C		100			100		
		Full range		150			150		
		25°C		200			200		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ to }2\text{ V}$	$R_L = 50\ \text{k}\Omega$ ‡	25°C	60	100	60	100	V/mV	
			Full range	30		30			
		$R_L = 1\ \text{M}\Omega$ ‡	25°C		100				100
			Full range						
$r_{i(d)}$ Differential input resistance		25°C		10^{12}		10^{12}	Ω		
$r_{i(c)}$ Common-mode input resistance		25°C		10^{12}		10^{12}	Ω		
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, N package	25°C		8		8	pF		
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C		270		270	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75	65	77	dB		
		Full range	60		60				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	100	dB		
		Full range	80		80				
I_{DD} Supply current (four amplifiers)	$V_O = 1.5\text{ V}$, No load	25°C		0.8	1	0.8	1	mA	
		Full range			1		1		

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2264I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2264I			TLV2264AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 0.7\text{ V}$ to 1.7 V , $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.35	0.55		0.35	0.55		V/ μ s
		Full range	0.3			0.3			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C			43			nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	25°C			12			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz}$ to 1 Hz	25°C			0.6			μ V
		$f = 0.1\text{ Hz}$ to 10 Hz	25°C			1			
I_n	Equivalent input noise current	25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V}$ to 2.5 V , $f = 20\text{ kHz}$, $R_L = 50\text{ k}\Omega$ ‡	$A_V = 1$	25°C			0.03%			
		$A_V = 10$	25°C			0.05%			
	Gain-bandwidth product $f = 1\text{ kHz}$, $C_L = 100\text{ pF}$ ‡	$R_L = 50\text{ k}\Omega$ ‡,	25°C			0.67			MHz
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 1\text{ V}$, $R_L = 50\text{ k}\Omega$ ‡,	$A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C			395			kHz
t_s	Settling time $A_V = -1$, Step = 1 V to 2 V , $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	To 0.1%	25°C			5.6			μ s
		To 0.01%	25°C			12.5			
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega$ ‡,	$C_L = 100\text{ pF}$ ‡	25°C			55°			
	Gain margin		25°C			11			

† Full range is -40°C to 85°C .

‡ Referenced to 1.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2264I electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2264I			TLV2264AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	300		2500	300		950	μV
		Full range	3000			1500			
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C	2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current	25°C	1			1			pA	
	Full range	150			150				
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2	V	
		Full range	0 to 3.5		0 to 3.5				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -400\ \mu\text{A}$	25°C	4.99		4.99		V		
		25°C	4.85	4.94	4.85	4.94			
		Full range	4.82		4.82				
		25°C	4.7	4.85	4.7	4.85			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C	0.01		0.01		V		
		25°C	0.09	0.15	0.09	0.15			
		Full range	0.15		0.15				
		25°C	0.2	0.3	0.2	0.3			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 50\ \text{k}\Omega$ ‡ $R_L = 1\ \text{M}\Omega$ ‡	25°C	80	170	80	170	V/mV	
			Full range	55		55			
			25°C	550		550			
$r_i(d)$ Differential input resistance		25°C	10^{12}			10^{12}	Ω		
$r_i(c)$ Common-mode input resistance		25°C	10^{12}			10^{12}	Ω		
$c_i(c)$ Common-mode input capacitance	$f = 10\ \text{kHz}$, N package	25°C	8			8	pF		
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C	240			240	Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	83	70	83	dB		
		Full range	70		70				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	95	dB		
		Full range	80		80				
I_{DD} Supply current (four amplifiers)	$V_O = 2.5\text{ V}$, No load	25°C	0.8	1	0.8	1	mA		
		Full range	1		1				

† Full range is -40°C to 85°C.

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS
SLOS186 – FEBRUARY 1997

TLV2264I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2264I			TLV2264AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 1.4\text{ V to }2.6\text{ V},$ $C_L = 100\text{ pF}‡$	25°C	0.35	0.55		0.35	0.55		V/ μs
			Full range			0.3			
V_n	Equivalent input noise voltage	25°C	40			40			nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	12			12			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	25°C	0.7			0.7			μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$	1.3			1.3			
I_n	Equivalent input noise current	25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V},$ $f = 20\text{ kHz},$ $R_L = 50\text{ k}\Omega‡$	25°C	$A_V = 1$			0.017%			
			$A_V = 10$			0.03%			
	Gain-bandwidth product $f = 50\text{ kHz},$ $C_L = 100\text{ pF}‡$	25°C	0.71			0.71			MHz
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 2\text{ V},$ $R_L = 50\text{ k}\Omega‡,$	25°C	$A_V = 1,$ $C_L = 100\text{ pF}‡$			185			kHz
t_s	Settling time $A_V = -1,$ Step = 0.5 V to 2.5 V, $R_L = 50\text{ k}\Omega‡,$ $C_L = 100\text{ pF}‡$	25°C	To 0.1%			6.4			μs
			To 0.01%			14.1			
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega‡,$	25°C	56°			56°			
	Gain margin $C_L = 100\text{ pF}‡$	25°C	11			11			dB

† Full range is – 40°C to 85°C.

‡ Referenced to 2.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262M electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2262M			TLV2262AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	300		2500	300		950	μV	
		Full range	3000			1500				
α_{VIO} Temperature coefficient of input offset voltage		25°C to 125°C	2			2			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C	0.5			0.5			pA	
		125°C	500			500				
I_{IB} Input bias current	25°C	1			1			pA		
	125°C	500			500					
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2	V		
		Full range	0 to 1.7		0 to 1.7					
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -400\ \mu\text{A}$	25°C	2.99			2.99			V	
		25°C	2.85			2.85				
		Full range	2.82			2.82				
		25°C	2.7			2.7				
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$ $V_{IC} = 1.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C	10			10			mV	
		25°C	100	150		100	150			
		Full range	165			165				
		25°C	200	300		200	300			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to } 2\text{ V}$	$R_L = 50\ \text{k}\Omega$ †	25°C	60	100		60	100		V/mV
			Full range	25			25			
		$R_L = 1\ \text{M}\Omega$ †	25°C	100			100			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}			10^{12}			Ω	
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}			10^{12}			Ω	
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C	8			8			pF	
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C	270			270			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75		65	77		dB	
		Full range	60			60				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	100		dB	
		Full range	80			80				
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load	25°C	400	500		400	500		μA	
		Full range	500			500				

† Full range is -55°C to 125°C .

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS
SLOS186 – FEBRUARY 1997

TLV2262M operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2262M			TLV2262AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 0.5\text{ V to }1.7\text{ V}$, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.35	0.55		0.35	0.55		V/ μs
		Full range	0.25			0.25			
V_n	Equivalent input noise voltage $f = 10\text{ Hz}$ $f = 1\text{ kHz}$	25°C		43			43		nV/ $\sqrt{\text{Hz}}$
		25°C		12			12		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$	25°C		0.6			0.6		μV
		25°C		1			1		
I_n	Equivalent input noise current	25°C		0.6			0.6		fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V}$, $f = 20\text{ kHz}$, $R_L = 50\text{ k}\Omega$ ‡	$A_V = 1$	25°C	0.03%		0.03%			
		$A_V = 10$		0.05%		0.05%			
	Gain-bandwidth product $f = 1\text{ kHz}$, $C_L = 100\text{ pF}$ ‡	$R_L = 50\text{ k}\Omega$ ‡, 25°C		0.67			0.67		MHz
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 1\text{ V}$, $R_L = 50\text{ k}\Omega$ ‡, $A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C		395			395		kHz
t_s	Settling time $A_V = -1$, Step = 1 V to 2 V, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	To 0.1%	25°C	5.6		5.6		μs	
		To 0.01%		12.5		12.5			
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		55°			55°		
		25°C		11			11		dB

† Full range is -55°C to 125°C .

‡ Referenced to 1.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262M electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2262M			TLV2262AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	300 2500		300 950		μV		
		Full range	3000		1500				
α_{VIO} Temperature coefficient of input offset voltage		25°C to 125°C	2		2		$\mu\text{V}/^\circ\text{C}$		
Input offset voltage long-term drift (see Note 4)		25°C	0.003		0.003		$\mu\text{V}/\text{mo}$		
I_{IO} Input offset current		25°C	0.5		0.5		pA		
		125°C	500		500				
I_{IB} Input bias current	25°C	1		1		pA			
	125°C	500		500					
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2	0 to 4	-0.3 to 4.2	V		
		Full range	0 to 3.5		0 to 3.5				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -400\ \mu\text{A}$	25°C	4.99		4.99		V		
		25°C	4.85	4.94	4.85	4.94			
		Full range	4.82		4.82				
		25°C	4.7	4.85	4.7	4.85			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C	0.01		0.01		V		
		25°C	0.09	0.15	0.09	0.15			
		Full range	0.15		0.15				
		25°C	0.2	0.3	0.2	0.3			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 50\ \text{k}\Omega$ ‡	25°C	80	170	80	170	V/mV	
			Full range	50		50			
		$R_L = 1\ \text{M}\Omega$ ‡	25°C	550		550			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}		10^{12}		Ω		
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}		10^{12}		Ω		
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, P package	25°C	8		8		pF		
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C	240		240		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	83	70	83	dB		
		Full range	70		70				
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	80	95	dB		
		Full range	80		80				
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C	400	500	400	500	μA		
		Full range	500		500				

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262M operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2262M			TLV2262AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 0.5\text{ V to }3.5\text{ V},$ $C_L = 100\text{ pF}‡$	$R_L = 50\text{ k}\Omega‡$	25°C	0.35	0.55		0.35	0.55	V/ μs
			Full range	0.25		0.25			
V_n	Equivalent input noise voltage		25°C	40		40		nV/ $\sqrt{\text{Hz}}$	
			25°C	12		12			
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage		25°C	0.7		0.7		μV	
			25°C	1.3		1.3			
I_n	Equivalent input noise current		25°C	0.6		0.6		fA/ $\sqrt{\text{Hz}}$	
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V},$ $f = 20\text{ kHz},$ $R_L = 50\text{ k}\Omega‡$	$A_V = 1$	25°C	0.017%		0.017%			
				$A_V = 10$	0.03%		0.03%		
	Gain-bandwidth product $f = 50\text{ kHz},$ $C_L = 100\text{ pF}‡$	$R_L = 50\text{ k}\Omega‡$	25°C	0.71		0.71		MHz	
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 2\text{ V},$ $R_L = 50\text{ k}\Omega‡$	$A_V = 1,$ $C_L = 100\text{ pF}‡$	25°C	185		185		kHz	
t_s	Settling time $A_V = -1,$ Step = 0.5 V to 2.5 V, $R_L = 50\text{ k}\Omega‡$ $C_L = 100\text{ pF}‡$	To 0.1%	25°C	6.4		6.4		μs	
		To 0.01%		14.1		14.1			
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega‡$	$C_L = 100\text{ pF}‡$	25°C	56°		56°			
			25°C	11		11			
	Gain margin		25°C	11		11		dB	

† Full range is -55°C to 125°C.

‡ Referenced to 2.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2264M electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2264M			TLV2264AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{DD} \pm \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C	300	2500		300	950		μV	
		Full range			3000		1500			
αV_{IO} Temperature coefficient of input offset voltage		25°C to 125°C		2			2		$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)		25°C		0.003			0.003		$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C		0.5			0.5		pA	
		125°C			500		500			
I_{IB} Input bias current	25°C		1			1		pA		
	125°C			500		500				
V_{ICR} Common-mode input voltage range	$R_S = 50\ \Omega$, $ V_{IO} \leq 5\text{ mV}$	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V	
		Full range	0 to 1.7			0 to 1.7				
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$ $I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -400\ \mu\text{A}$	25°C		2.99			2.99		V	
		25°C		2.85			2.85			
		Full range		2.82			2.82			
		25°C		2.7			2.7			
V_{OL} Low-level output voltage	$V_{IC} = 1.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$ $V_{IC} = 1.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$ $V_{IC} = 1.5\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C		10			10		mV	
		25°C		100	150		100	150		
		Full range			150			150		
		25°C		200	300		200	300		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1.5\text{ V}$, $V_O = 1\text{ V to }2\text{ V}$	$R_L = 50\ \text{k}\Omega$ ‡ $R_L = 1\ \text{M}\Omega$ ‡	25°C	60	100		60	100		V/mV
			Full range		25			25		
			25°C		100			100		
$r_{i(d)}$ Differential input resistance		25°C		10^{12}			10^{12}		Ω	
$r_{i(c)}$ Common-mode input resistance		25°C		10^{12}			10^{12}		Ω	
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$, N package	25°C		8			8		pF	
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C		270			270		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }1.7\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$	25°C	65	75		65	77		dB	
		Full range		60			60			
KSVR Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	100		dB	
		Full range		80			80			
I_{DD} Supply current (four amplifiers)	$V_O = 1.5\text{ V}$, No load	25°C		0.8	1		0.8	1	mA	
		Full range			1			1		

† Full range is -55°C to 125°C .

‡ Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2264M operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2264M			TLV2264AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_O = 0.5\text{ V}$ to 1.7 V , $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.35	0.55		0.35	0.55		$\text{V}/\mu\text{s}$
		Full range	0.25			0.25			
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$		43			43		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		12			12		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz}$ to 1 Hz		0.6			0.6		μV
		$f = 0.1\text{ Hz}$ to 10 Hz		1			1		
I_n	Equivalent input noise current	25°C		0.6			0.6	$\text{fA}/\sqrt{\text{Hz}}$	
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V}$ to 2.5 V , $f = 20\text{ kHz}$, $R_L = 50\text{ k}\Omega$ ‡	$A_V = 1$		0.03%			0.03%		
		$A_V = 10$		0.05%			0.05%		
	Gain-bandwidth product	$f = 1\text{ kHz}$, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		0.67			0.67	MHz
BOM	Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $R_L = 50\text{ k}\Omega$ ‡, $A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C		395			395	kHz
t_s	Settling time	$A_V = -1$, Step = 1 V to 2 V , $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	To 0.1%		5.6			5.6	μs
			To 0.01%		12.5			12.5	
ϕ_m	Phase margin at unity gain	$R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		55°			55°	
	Gain margin		25°C		11			11	dB

† Full range is -55°C to 125°C .

‡ Referenced to 1.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2264M electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2264M			TLV2264AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		300	2500		300	950	μV
		Full range			3000		1500		
α_{VIO} Temperature coefficient of input offset voltage	$V_{DD} \pm = \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$	25°C to 125°C		2			2		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.003			0.003		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.5			0.5		pA
	125°C			500		500			
I_{IB} Input bias current	25°C		1			1		pA	
	125°C			500		500			
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2	V	
		Full range	0 to 3.5			0 to 3.5			
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$	25°C		4.99			4.99	V	
		25°C	4.85	4.94		4.85	4.94		
	Full range	4.82			4.82				
	$I_{OH} = -400\ \mu\text{A}$	25°C	4.7	4.85		4.7	4.85		
Full range		4.5			4.5				
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$	25°C		0.01			0.01	V	
		25°C	0.09	0.15		0.09	0.15		
	Full range		0.15			0.15			
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	25°C		0.2	0.3		0.2		0.3
Full range				0.3			0.3		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 50\ \text{k}\Omega$ ‡	25°C	80	170		80	170	V/mV
			Full range	50			50		
		$R_L = 1\ \text{M}\Omega$ ‡	25°C		550			550	
$r_i(d)$ Differential input resistance		25°C		10^{12}		10^{12}		Ω	
$r_i(c)$ Common-mode input resistance		25°C		10^{12}		10^{12}		Ω	
$C_i(c)$ Common-mode input capacitance	$f = 10\ \text{kHz}$, N package	25°C		8		8		pF	
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$	25°C		240		240		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	83		70	83	dB	
		Full range	70			70			
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	95	dB	
		Full range	80			80			
I_{DD} Supply current (four amplifiers)	$V_O = 2.5\text{ V}$, No load	25°C		0.8	1		0.8	1	mA
		Full range			1			1	

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2264M operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2264M			TLV2264AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
SR	Slew rate at unity gain $V_O = 0.5\text{ V to }3.5\text{ V},$ $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.35	0.55		0.35	0.55		V/ μ s	
		Full range	0.25			0.25				
V_n	Equivalent input noise voltage $f = 10\text{ Hz}$ $f = 1\text{ kHz}$	25°C	40			40			nV/ $\sqrt{\text{Hz}}$	
		25°C	12			12				
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1\text{ Hz to }1\text{ Hz}$ $f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	0.7			0.7			μ V	
		25°C	1.3			1.3				
I_n	Equivalent input noise current	25°C	0.6			0.6			fA/ $\sqrt{\text{Hz}}$	
THD + N	Total harmonic distortion plus noise $V_O = 0.5\text{ V to }2.5\text{ V},$ $f = 20\text{ kHz},$ $R_L = 50\text{ k}\Omega$ ‡	$A_V = 1$	25°C	0.017%			0.017%			
		$A_V = 10$		0.03%			0.03%			
	Gain-bandwidth product $f = 50\text{ kHz},$ $C_L = 100\text{ pF}$ ‡	$R_L = 50\text{ k}\Omega$ ‡, 25°C	0.71			0.71			MHz	
BOM	Maximum output-swing bandwidth $V_{O(PP)} = 2\text{ V},$ $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	$A_V = 1,$ $C_L = 100\text{ pF}$ ‡, 25°C	185			185			kHz	
t_s	Settling time $A_V = -1,$ Step = 0.5 V to 2.5 V, $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	To 0.1%	25°C	6.4			6.4			μ s
		To 0.01%		14.1			14.1			
ϕ_m	Phase margin at unity gain $R_L = 50\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	56°			56°				
	Gain margin	25°C	11			11			dB	

† Full range is – 55°C to 125°C.

‡ Referenced to 2.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262Y electrical characteristics at $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2262Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$		300	2500	μV
I_{IO} Input offset current			0.5	150	pA
I_{IB} Input bias current			1	150	pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	0 to 2	-0.3 to 2.2		V
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$		2.99		V
	$I_{OH} = -400\ \mu\text{A}$		2.7	2.75	
V_{OL} Low-level output voltage	$V_{IC} = 0\text{ V}$, $I_{OL} = 50\ \mu\text{A}$		10		V
	$V_{IC} = 0\text{ V}$, $I_{OL} = 500\ \mu\text{A}$		100	125	
	$V_{IC} = 0\text{ V}$, $I_{OL} = 1\text{ mA}$		200	250	
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to } 2\text{ V}$	$R_L = 50\ \text{k}\Omega^\dagger$	60	100	V/mV
		$R_L = 1\ \text{M}\Omega^\dagger$		100	
$r_{i(d)}$ Differential input resistance			10^{12}		Ω
$r_{i(c)}$ Common-mode input resistance			10^{12}		Ω
$c_{i(c)}$ Common-mode input capacitance	$f = 10\ \text{kHz}$		8		pF
z_o Closed-loop output impedance	$f = 100\ \text{kHz}$, $A_V = 10$		270		Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$		65	77	dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = 0$, No load		80	100	dB
I_{DD} Supply current	$V_O = 0$, No load		400	500	μA

† Referenced to 1.5 V



TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2262Y electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2262Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} \pm = \pm 2.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$		300	2500	μV
I_{IO} Input offset current			0.5	150	pA
I_{IB} Input bias current			1	150	pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$		0 to 4	-0.3 to 4.2	V
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$		4.99		V
	$I_{OH} = -100\ \mu\text{A}$	4.85	4.94		
	$I_{OH} = -400\ \mu\text{A}$	4.7	4.85		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$		0.01		V
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$		0.09	0.15	
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$		0.2	0.3	
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 50\text{ k}\Omega^\dagger$	80	170	V/mV
		$R_L = 1\text{ M}\Omega^\dagger$		550	
$r_{i(d)}$ Differential input resistance			10^{12}		Ω
$r_{i(c)}$ Common-mode input resistance			10^{12}		Ω
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$		8		pF
z_o Closed-loop output impedance	$f = 100\text{ kHz}$, $A_V = 10$		240		Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	70	83		dB
k_{SVR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	80	95		dB
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	400	500		μA

† Referenced to 2.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2264Y electrical characteristics at $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2264Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 1.5\text{ V}$, $V_{IC} = 0$, $V_O = 0$, $R_S = 50\ \Omega$		300	2500	μV
I_{IO} Input offset current			0.5	150	pA
I_{IB} Input bias current				1	150
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	0 to 2	-0.3 to 2.2		V
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$		2.99		V
	$I_{OH} = -400\ \mu\text{A}$		2.7	2.75	
V_{OL} Low-level output voltage	$V_{IC} = 0$, $I_{OL} = 50\ \mu\text{A}$		10		mV
	$V_{IC} = 0$, $I_{OL} = 500\ \mu\text{A}$		100		
	$V_{IC} = 0$, $I_{OL} = 1\text{ mA}$		200		
AVD Large-signal differential voltage amplification	$V_O = 1\text{ V to } 2\text{ V}$	$R_L = 50\ \text{k}\Omega^\dagger$	60	100	V/mV
		$R_L = 1\ \text{M}\Omega^\dagger$		100	
$r_{i(d)}$ Differential input resistance			10^{12}		Ω
$r_{i(c)}$ Common-mode input resistance			10^{12}		Ω
$c_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$		8		pF
z_o Closed-loop output impedance	$f = 100\text{ kHz}$, $A_V = 10$		270		Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 1.7\text{ V}$, $V_O = 0$, $R_S = 50\ \Omega$	65	77		dB
KS_{VR} Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}$, $V_{IC} = 0$, No load	80	100		dB
I_{DD} Supply current (four amplifiers)	$V_O = 0$, No load		0.8	1	mA

† Referenced to 1.5 V



TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TLV2264Y electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2264Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD\pm} = \pm 2.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	300	2500		μV
I_{IO} Input offset current		0.5	150		pA
I_{IB} Input bias current		1	150		pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	0 to 4	-0.3 to 4.2		V
V_{OH} High-level output voltage	$I_{OH} = -20\ \mu\text{A}$		4.99		V
	$I_{OH} = -100\ \mu\text{A}$	4.85	4.94		
	$I_{OH} = -400\ \mu\text{A}$	4.7	4.85		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 50\ \mu\text{A}$		0.01		V
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 500\ \mu\text{A}$	0.09	0.15		
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 1\text{ mA}$	0.2	0.3		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 50\ \text{k}\Omega^\dagger$	80	170	V/mV
		$R_L = 1\ \text{M}\Omega^\dagger$		550	
$r_{i(d)}$ Differential input resistance			1012		Ω
$r_{i(c)}$ Common-mode input resistance			1012		Ω
$c_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$		8		pF
z_o Closed-loop output impedance	$f = 100\text{ kHz}$, $A_V = 10$		240		Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.7\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	70	83		dB
kSVR Supply voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, No load $V_{IC} = V_{DD}/2$	80	95		dB
I_{DD} Supply current (four amplifiers)	$V_O = 2.5\text{ V}$, No load	0.8	1		mA

† Referenced to 2.5 V

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution vs Common-mode voltage	2 – 5 6, 7
α_{VIO}	Input offset voltage temperature coefficient	Distribution	8 – 11
I_{IB}/I_{IO}	Input bias and input offset currents	vs Free-air temperature	12
V_I	Input voltage	vs Supply voltage vs Free-air temperature	13 14
V_{OH}	High-level output voltage	vs High-level output current	15, 18
V_{OL}	Low-level output voltage	vs Low-level output current	16, 17, 19
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	20
I_{OS}	Short-circuit output current	vs Supply voltage vs Free-air temperature	21 22
V_{ID}	Differential input voltage	vs Output voltage	23, 24
AV_D	Differential voltage amplification	vs Load resistance	25
AV_D	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	26, 27 28, 29
z_o	Output impedance	vs Frequency	30, 31
$CMRR$	Common-mode rejection ratio	vs Frequency vs Free-air temperature	32 33
k_{SVR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	34, 35 36, 37
I_{DD}	Supply current	vs Free-air temperature	38, 39
SR	Slew rate	vs Load capacitance vs Free-air temperature	40 41
V_O	Inverting large-signal pulse response	vs Time	42, 43
V_O	Voltage-follower large-signal pulse response	vs Time	44, 45
V_O	Inverting small-signal pulse response	vs Time	46, 47
V_O	Voltage-follower small-signal pulse response	vs Time	48, 49
V_n	Equivalent input noise voltage	vs Frequency	50, 51
	Input noise voltage	Over a 10-second period	52
	Integrated noise voltage	vs Frequency	53
$THD + N$	Total harmonic distortion plus noise	vs Frequency	54
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature	55 56
ϕ_m	Phase margin	vs Frequency vs Load capacitance	26, 27 57
	Gain margin	vs Load capacitance	58
B_1	Unity-gain bandwidth	vs Load capacitance	59
	Overestimation of phase margin	vs Load capacitance	60



TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2262
 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2262
 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2264
 INPUT OFFSET VOLTAGE




Figure 4

DISTRIBUTION OF TLV2264
 INPUT OFFSET VOLTAGE




Figure 5

TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8




Figure 9

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 10




Figure 11




Figure 12




Figure 13

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

INPUT VOLTAGE††
vs
FREE-AIR TEMPERATURE




Figure 14

HIGH-LEVEL OUTPUT VOLTAGE††
vs
HIGH-LEVEL OUTPUT CURRENT




Figure 15

LOW-LEVEL OUTPUT VOLTAGE†
vs
LOW-LEVEL OUTPUT CURRENT




Figure 16

LOW-LEVEL OUTPUT VOLTAGE††
vs
LOW-LEVEL OUTPUT CURRENT




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 18




Figure 19




Figure 20




Figure 21

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
 ‡ For all curves where $V_{DD} = 5 V$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 V$, all loads are referenced to 1.5 V.

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

SHORT-CIRCUIT OUTPUT CURRENT†
vs
FREE-AIR TEMPERATURE




Figure 22

DIFFERENTIAL INPUT VOLTAGE‡
vs
OUTPUT VOLTAGE




Figure 23

DIFFERENTIAL INPUT VOLTAGE‡
vs
OUTPUT VOLTAGE




Figure 24

DIFFERENTIAL VOLTAGE AMPLIFICATION‡
vs
LOAD RESISTANCE




Figure 25

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE MARGIN†

VS
 FREQUENCY




Figure 26

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE MARGIN†

VS
 FREQUENCY




Figure 27

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION†‡
vs
FREE-AIR TEMPERATURE




Figure 28

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION†‡
vs
FREE-AIR TEMPERATURE




Figure 29

OUTPUT IMPEDANCE‡
vs
FREQUENCY




Figure 30

OUTPUT IMPEDANCE‡
vs
FREQUENCY




Figure 31

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS




Figure 32




Figure 33




Figure 34








Figure 35

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.
 ‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





TYPICAL CHARACTERISTICS



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

‡ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS



† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLV226x, TLV226xA, TLV226xY
Advanced LinCMOS™ RAIL-TO-RAIL
OPERATIONAL AMPLIFIERS

SLOS186 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 44

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE†




Figure 45

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 46

INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 47

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS




Figure 48




Figure 49




Figure 50




Figure 51

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS

INPUT NOISE VOLTAGE OVER
 A 10-SECOND PERIOD†




Figure 52

INTEGRATED NOISE VOLTAGE
 vs
 FREQUENCY




Figure 53

TOTAL HARMONIC DISTORTION PLUS NOISE†
 vs
 FREQUENCY




Figure 54

GAIN-BANDWIDTH PRODUCT
 vs
 SUPPLY VOLTAGE




Figure 55

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.

TYPICAL CHARACTERISTICS




Figure 56




Figure 57




Figure 58





Figure 59

† For all curves where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3\text{ V}$, all loads are referenced to 1.5 V.
 ‡ Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

OVERESTIMATION OF PHASE MARGIN†
vs
LOAD CAPACITANCE



† See application information

Figure 60

APPLICATION INFORMATION

driving large capacitive loads

The TLV226x is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 51 and Figure 52 illustrate its ability to drive loads greater than 400 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A smaller series resistor (R_{null}) at the output of the device (see Figure 61) improves the gain and phase margins when driving large capacitive loads. Figure 51 and Figure 52 show the effects of adding series resistances of 10 Ω , 20 Ω , 50 Ω , and 100 Ω . The addition of this series resistor has two effects: the first is that it adds a zero to the transfer function and the second is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation (1) can be used.

$$\Delta\theta_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times R_{null} \times C_L \right) \quad (1)$$

where :

$\Delta\theta_{m1}$ = improvement in phase margin

UGBW = unity-gain bandwidth frequency

R_{null} = output series resistance

C_L = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 53). To use equation 1, UGBW must be approximated from Figure 53.

Using equation 1 alone overestimates the improvement in phase margin as illustrated in Figure 59. The overestimation is caused by the decrease in the frequency of the pole associated with the load, providing additional phase shift and reducing the overall improvement in phase margin. The pole associated with the load is reduced by the factor calculated in equation 2.

$$F = \frac{1}{1 + g_m \times R_{null}} \quad (2)$$

where :

F = factor reducing frequency of pole

g_m = small-signal output transconductance (typically 4.83×10^{-3} mhos)

R_{null} = output series resistance

For the TLV226x, the pole associated with the load is typically 7 MHz with 100-pF load capacitance. This value varies inversely with C_L : at $C_L = 10$ pF, use 70 MHz, at $C_L = 1000$ pF, use 700 kHz, and so on.

Reducing the pole associated with the load introduces phase shift, thereby reducing phase margin. This results in an error in the increase in phase margin expected by considering the zero alone (equation 1). Equation 3 approximates the reduction in phase margin due to the movement of the pole associated with the load. The result of this equation can be subtracted from the result of the equation 1 to better approximate the improvement in phase margin.

APPLICATION INFORMATION

driving large capacitive loads (continued)

$$\Delta\theta_{m2} = \tan^{-1} \left[\frac{\text{UGBW}}{(F \times P_2)} \right] - \tan^{-1} \left(\frac{\text{UGBW}}{P_2} \right) \quad (3)$$

where :

$\Delta\theta_{m2}$ = reduction in phase margin

UGBW = unity-gain bandwidth frequency

F = factor from equation (2)

P_2 = unadjusted pole (70 MHz @ 10 pF, 7 MHz @ 100 pF, etc.)

Using these equations with Figure 60 and Figure 61 enables the designer to choose the appropriate output series resistance to optimize the design of circuits driving large capacitive loads.




Figure 61. Series-Resistance Circuit

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 5) and subcircuit in Figure 62 are generated using the TLV226x typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 62. Boyle Macromodel and Subcircuit

PSpice and *Parts* are trademarks of MicroSim Corporation.

TLV2322, TLV2322Y, TLV2324, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER OPERATIONAL AMPLIFIERS





SLOS187 – FEBRUARY 1997

- **Wide Range of Supply Voltages Over Specified Temperature Range:**
 $T_A = -40^\circ\text{C to } 85^\circ\text{C} \dots 2\text{ V to } 8\text{ V}$
- **Fully Characterized at 3 V and 5 V**
- **Single-Supply Operation**
- **Common-Mode Input Voltage Range Extends Below the Negative Rail and up to $V_{DD} - 1\text{ V}$ at $T_A = 25^\circ\text{C}$**
- **Output Voltage Range Includes Negative Rail**
- **High Input Impedance . . . $10^{12}\ \Omega$ Typical**
- **ESD-Protection Circuitry**
- **Designed-In Latch-Up Immunity**

description

The TLV232x operational amplifiers are in a family of devices that has been specifically designed for use in low-voltage single-supply applications. This amplifier is especially well suited to ultra-low-power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier specified at only 27 μA over its full temperature range of -40°C to 85°C .



AVAILABLE OPTIONS

T _A	V _{IOMAX} AT 25°C	PACKAGED DEVICES				CHIP FORMS [§] (Y)
		SMALL OUTLINE [†] (D)	PLASTIC DIP (N)	PLASTIC DIP (P)	TSSOP [‡] (PW)	
-40°C to 85°C	9 mV	TLV2322ID	—	TLV2322IP	TLV2322IPWLE	TLV2322Y
	10 mV	TLV2324ID	TLV2324IN	—	TLV2324IPWLE	TLV2324Y

[†] The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2322IDR).

[‡] The PW package is only available left-end taped and reeled (e.g., TLV2322IPWLE).

[§] Chip forms are tested at 25°C only.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLV2322, TLV2322Y, TLV2324, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

description (continued)


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV232x is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand -100-mA currents without sustaining latch-up. The TLV232x incorporates internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD can result in the degradation of the device parametric performance.

TLV2322Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2322I. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLV2322, TLV2322Y, TLV2324, TLV2324Y
**LinCMOS™ LOW-VOLTAGE LOW-POWER
 OPERATIONAL AMPLIFIERS**

SLOS187 – FEBRUARY 1997

TLV2324Y chip information


This chip, when properly assembled, display characteristics similar to the TLV2324. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT†		
COMPONENT	TLV2342	TLV2344
Transistors	54	108
Resistors	14	28
Diodes	4	8
Capacitors	2	4

† Includes both amplifiers and all ESD, bias, and trim circuitry.

TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage, V_{ID} (see Note 2)	$V_{DD} \pm$
Input voltage range, V_I (any input)	-0.3 V to V_{DD}
Input current, I_I	± 5 mA
Output current, I_O	± 30 mA
Duration of short-circuit current at (or below) $T_A = 25^\circ\text{C}$ (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at the noninverting input with respect to the inverting input.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 85^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW
D-14	950 mW	7.6 mW/°C	494 mW
N	1575 mW	12.6 mW/°C	819 mW
P	1000 mW	8.0 mW/°C	520 mW
PW-8	525 mW	4.2 mW/°C	273 mW
PW-14	700 mW	5.6 mW/°C	364 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{DD}	2	8	V
Common-mode input voltage, V_{IC}	$V_{DD} = 3$ V	-0.2	1.8
	$V_{DD} = 5$ V	-0.2	3.8
Operating free-air temperature, T_A	-40	85	°C



TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

TLV2322 electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A †	TLV2322						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 1 MΩ	25°C	1.1		9	1.1		9	mV
		Full range	11			11			
α _{VIO} Average temperature coefficient of input offset voltage		25°C to 85°C	1			1.1			μV/°C
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1			0.1			pA
		85°C	22	1000		24	1000		
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6			0.6			pA
		85°C	175	2000		200	2000		
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
		Full range	-0.2 to 1.8			-0.2 to 3.8			V
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.8		V
		Full range	1.7			3			
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C	115		150	95		150	mV
		Full range	190			190			
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 1 MΩ, See Note 6	25°C	50	400		50	520		V/mV
		Full range	50			50			
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICR} min, R _S = 50 Ω	25°C	65	88		65	94		dB
		Full range	60			60			
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	86		70	86		dB
		Full range	65			65			
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	12		34	20		34	μA
		Full range	54			54			

† Full range is -40°C to 85°C.

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O(PP) = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5



TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

TLV2322 operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2322			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 1\text{ M}\Omega$, $C_L = 20\text{ pF}$, See Figure 35	$V_I(PP) = 1\text{ V}$, $C_L = 20\text{ pF}$,	25°C	0.02		V/ μs
			85°C	0.02		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 36	$R_S = 20\ \Omega$,	25°C	68		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1\text{ M}\Omega$, See Figure 35	$C_L = 20\text{ pF}$,	25°C	2.5		kHz
		See Figure 35	85°C	2		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 1\text{ M}\Omega$, See Figure 37	$C_L = 20\text{ pF}$,	25°C	27		kHz
		See Figure 37	85°C	21		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 37	$f = B_1$,	-40°C	39°		
		$R_L = 1\text{ M}\Omega$,	25°C	34°		
			85°C	28°		

TLV2322 operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2322			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 1\text{ M}\Omega$, $C_L = 20\text{ pF}$, See Figure 35	$V_I(PP) = 1\text{ V}$	25°C	0.03		V/ μs
			85°C	0.03		
		$V_I(PP) = 2.5\text{ V}$	25°C	0.03		
			85°C	0.02		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 36	$R_S = 20\ \Omega$,	25°C	68		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1\text{ M}\Omega$, See Figure 35	$C_L = 20\text{ pF}$,	25°C	5		kHz
		See Figure 35	85°C	4		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 1\text{ M}\Omega$, See Figure 37	$C_L = 20\text{ pF}$,	25°C	85		kHz
		See Figure 37	85°C	55		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 37	$f = B_1$,	-40°C	38°		
		$R_L = 1\text{ M}\Omega$,	25°C	34°		
			85°C	28°		

TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

TLV2324I electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A †	TLV2324I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 1 MΩ	25°C		1.1	10		1.1	10	mV
		Full range				12		12	
αV _{IO} Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.1		μV/°C
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C		0.1			0.1		pA
		85°C		22	1000		24	1000	
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C		0.6			0.6		pA
		85°C		175	2000		200	2000	
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
		Full range	-0.2 to 1.8			-0.2 to 3.8			V
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.8		V
		Full range	1.7			3			
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C		115	150		95	150	mV
		Full range			190		190		
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 1 MΩ, See Note 6	25°C	50	400		50	520		V/mV
		Full range	50			50			
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	88		65	94		dB
		Full range	60			60			
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	86		70	86		dB
		Full range	65			65			
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C		24	68		39	68	μA
		Full range			108		108		

† Full range is -40°C to 85°C.

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_{O(PP)} = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

TLV2324I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2324I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 1\text{ M}\Omega$, See Figure 35	$V_{I(PP)} = 1\text{ V}$, $C_L = 20\text{ pF}$	25°C	0.02		V/ μs
			85°C	0.02		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 36	$R_S = 20\ \Omega$	25°C	68		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1\text{ M}\Omega$, See Figure 35	$C_L = 20\text{ pF}$, See Figure 35	25°C	2.5		kHz
			85°C	2		
B ₁ Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 1\text{ M}\Omega$, See Figure 37	$C_L = 20\text{ pF}$, See Figure 37	25°C	27		kHz
			85°C	21		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 37	$f = B_1$, $R_L = 1\text{ M}\Omega$	-40°C	39°		
			25°C	34°		
			85°C	28°		

TLV2324I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2324I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 1\text{ M}\Omega$, $C_L = 20\text{ pF}$, See Figure 35	$V_{I(PP)} = 1\text{ V}$	25°C	0.03		V/ μs
			85°C	0.03		
		$V_{I(PP)} = 2.5\text{ V}$	25°C	0.03		
			85°C	0.02		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 36	$R_S = 20\ \Omega$	25°C	68		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1\text{ M}\Omega$, See Figure 35	$C_L = 20\text{ pF}$, See Figure 35	25°C	5		kHz
			85°C	4		
B ₁ Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 1\text{ M}\Omega$, See Figure 37	$C_L = 20\text{ pF}$, See Figure 37	25°C	85		kHz
			85°C	55		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 37	$f = B_1$, $R_L = 1\text{ M}\Omega$	-40°C	38°		
			25°C	34°		
			85°C	28°		

TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

TLV2322Y electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2322Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V}, R_S = 50\ \Omega, V_{IC} = 1\text{ V}, R_L = 1\text{ M}\Omega$		1.1		1.1		mV	
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}, V_{IC} = 1\text{ V}$		0.1		0.1		pA	
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}, V_{IC} = 1\text{ V}$		0.6		0.6		pA	
V_{ICR} Common-mode input voltage range (see Note 5)			-0.3 to 2.3		-0.3 to 4.2		V	
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}, I_{OH} = -1\text{ mA}, V_{ID} = -100\text{ mV}$		1.9		3.8		V	
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}, I_{OL} = 1\text{ mA}, V_{ID} = 100\text{ mV}$		115		95		mV	
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}, R_L = 1\text{ M}\Omega$, See Note 6		400		520		V/mV	
CMRR Common-mode rejection ratio	$V_O = 1\text{ V}, R_S = 50\ \Omega, V_{IC} = V_{ICR\text{ min}}$		88		94		dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD} / \Delta V_{ID}$)	$V_O = 1\text{ V}, R_S = 50\ \Omega, V_{IC} = 1\text{ V}$		86		86		dB	
I_{DD} Supply current	$V_O = 1\text{ V}, V_{IC} = 1\text{ V}$, No load		12		20		μA	

- NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V}$ to 2 V ; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V}$ to 1.5 V .

TLV2322, TLV2322Y, TLV2324, TLV2324Y
**LinCMOS™ LOW-VOLTAGE LOW-POWER
 OPERATIONAL AMPLIFIERS**

SLOS187 – FEBRUARY 1997

TLV2322Y electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2324Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V},$ $R_S = 50\ \Omega,$ $V_{IC} = 1\text{ V},$ $R_L = 1\text{ M}\Omega$		1.1		1.1		mV	
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V},$ $V_{IC} = 1\text{ V}$		0.1		0.1		pA	
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V},$ $V_{IC} = 1\text{ V}$		0.6		0.6		pA	
V_{ICR} Common-mode input voltage range (see Note 5)			-0.3 to 2.3		-0.3 to 4.2		V	
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V},$ $I_{OH} = -1\text{ mA}$ $V_{ID} = 100\text{ mV},$		1.9		3.8		V	
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V},$ $I_{OL} = 1\text{ mA}$ $V_{ID} = 100\text{ mV},$		115		95		mV	
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V},$ See Note 6 $R_L = 1\text{ M}\Omega,$		400		520		V/mV	
CMRR Common-mode rejection ratio	$V_O = 1\text{ V},$ $R_S = 50\ \Omega$ $V_{IC} = V_{ICRmin},$		88		94		dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{ID}$)	$V_O = 1\text{ V},$ $R_S = 50\ \Omega$ $V_{IC} = 1\text{ V},$		86		86		dB	
I_{DD} Supply current	$V_O = 1\text{ V},$ No load $V_{IC} = 1\text{ V},$		24		39		μA	

- NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.
 6. At $V_{DD} = 5\text{ V}, V_O = 0.25\text{ V to }2\text{ V};$ at $V_{DD} = 3\text{ V}, V_O = 0.5\text{ V to }1.5\text{ V}.$

TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS
 SLOS187 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	1 – 4
αV_{IO}	Input offset voltage temperature coefficient	Distribution	5 – 8
I_{IB}	Input bias current	vs Free-air temperature	9
I_{IO}	Input offset current	vs Free-air temperature	9
V_{IC}	Common-mode input voltage	vs Supply voltage	10
V_{OH}	High-level output voltage	vs High-level output current	11
		vs Supply voltage	12
		vs Free-air temperature	13
V_{OL}	Low-level output voltage	vs Common-mode input voltage	14
		vs Free-air temperature	15, 16
		vs Differential input voltage	17
		vs Low-level output current	18
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage	19
		vs Free-air temperature	20
		vs Frequency	21, 22
I_{DD}	Supply current	vs Supply voltage	23
		vs Free-air temperature	24, 25
SR	Slew rate	vs Supply voltage	26
		vs Free-air temperature	27
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	28
B_1	Unity-gain bandwidth	vs Supply voltage	29
		vs Free-air temperature	30
ϕ_m	Phase margin	vs Supply voltage	31
		vs Free-air temperature	32
		vs Load capacitance	33
	Phase shift	vs Frequency	21, 22
V_n	Equivalent input noise voltage	vs Frequency	34

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2322
 INPUT OFFSET VOLTAGE




Figure 1

DISTRIBUTION OF TLV2322
 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2324
 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2324
 INPUT OFFSET VOLTAGE




Figure 4

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2322
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT




Figure 5

DISTRIBUTION OF TLV2322
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT




Figure 6

DISTRIBUTION OF TLV2324
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT




Figure 7

DISTRIBUTION OF TLV2324
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT





Figure 8

TYPICAL CHARACTERISTICS

INPUT BIAS CURRENT AND INPUT OFFSET CURRENT
 vs
 FREE-AIR TEMPERATURE



NOTE A: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

Figure 9

COMMON-MODE INPUT VOLTAGE
 vs
 SUPPLY VOLTAGE




Figure 10

HIGH-LEVEL OUTPUT VOLTAGE
 vs
 HIGH-LEVEL OUTPUT CURRENT




Figure 11

HIGH-LEVEL OUTPUT VOLTAGE
 vs
 SUPPLY VOLTAGE




Figure 12

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 13

LOW-LEVEL OUTPUT VOLTAGE
 vs
 COMMON-MODE INPUT VOLTAGE




Figure 14

LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 15

LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 16

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 17

LOW-LEVEL OUTPUT VOLTAGE
 vs
 LOW-LEVEL OUTPUT CURRENT




Figure 18

LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 SUPPLY VOLTAGE




Figure 19

LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE




Figure 20

TYPICAL CHARACTERISTICS

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT**

vs
FREQUENCY




Figure 21

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT**

vs
FREQUENCY




Figure 22

TYPICAL CHARACTERISTICS




Figure 23




Figure 24




Figure 25




Figure 26

TLV2322, TLV2322Y, TLV2324, TLV2324Y
LinCMOS™ LOW-VOLTAGE LOW-POWER
OPERATIONAL AMPLIFIERS

SLOS187 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

SLEW RATE
vs
FREE-AIR TEMPERATURE




Figure 27

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 28

UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE




Figure 29

UNITY-GAIN BANDWIDTH
vs
FREE-AIR TEMPERATURE




Figure 30

TYPICAL CHARACTERISTICS

PHASE MARGIN
 vs
 SUPPLY VOLTAGE




Figure 31

PHASE MARGIN
 vs
 FREE-AIR TEMPERATURE




Figure 32

PHASE MARGIN
 vs
 LOAD CAPACITANCE




Figure 33

EQUIVALENT INPUT NOISE VOLTAGE
 vs
 FREQUENCY




Figure 34

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV232x is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 35. Unity-Gain Amplifier




Figure 36. Noise-Test Circuits




Figure 37. Gain-of-100 Inverting Amplifier

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV232x operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 38). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 38. Isolation Metal Around Device Inputs
 (P package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure the temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance that can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is

PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 35. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 39). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 39. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV232x performs well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426 (see Figure 40). The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.




Figure 40. Inverting Amplifier With Voltage Reference

The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.

APPLICATION INFORMATION

single-supply operation (continued)

The TLV232x works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 41); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 41. Common Versus Separate Supply Rails

input characteristics

The TLV232x is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^\circ\text{C}$ and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV232x very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically $0.1 \mu\text{V}/\text{month}$, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV232x is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 38 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 42).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

APPLICATION INFORMATION

input characteristics (continued)




Figure 42. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLV232x result in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 kΩ, since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.




Figure 43. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV232x incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-PRF-38535, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD can result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV232x inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal-protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage

APPLICATION INFORMATION

by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV232x is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV232x possesses excellent high-level output voltage and current capability, methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 44). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60 Ω and 180 Ω depending on how hard the operational amplifier input is driven. With very low values of R_P , a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV232x are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 45 and Figure 46). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.




Figure 44. Resistive Pullup to Increase V_{OH}






Figure 45. Test Circuit for Output Characteristics

APPLICATION INFORMATION


output characteristics (continued)



(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$



(b) $C_L = 260 \text{ pF}$, $R_L = \text{NO LOAD}$



(c) $C_L = 310 \text{ pF}$, $R_L = \text{NO LOAD}$

Figure 46. Effect of Capacitive Loads

TLV2332, TLV2332Y, TLV2334, TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER OPERATIONAL AMPLIFIERS





SLOS189 – FEBRUARY 1997

- **Wide Range of Supply Voltages Over Specified Temperature Range:**
 $T_A = -40^{\circ}\text{C}$ to 85°C . . . 2 V to 8 V
- **Fully Characterized at 3 V and 5 V**
- **Single-Supply Operation**
- **Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to $V_{DD} - 1$ V at $T_A = 25^{\circ}\text{C}$**
- **Output Voltage Range Includes Negative Rail**
- **High Input Impedance . . . $10^{12} \Omega$ Typ**
- **ESD-Protection Circuitry**
- **Designed-In Latch-Up Immunity**

description

The TLV233x operational amplifiers are in a family of devices that has been specifically designed for use in low-voltage single-supply applications. Unlike the TLV2322 which is optimized for ultra-low power, the TLV233x is designed to provide a combination of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input-voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only 310 μA per amplifier over full temperature range, the TLV233x devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifier's typical slew rate is 0.38 V/ μs and its bandwidth is 300 kHz.



AVAILABLE OPTIONS

T_A	V_{IOmax} AT 25°C	PACKAGED DEVICES				CHIP FORMS (Y)
		SMALL OUTLINE† (D)	PLASTIC DIP (N)	PLASTIC DIP (P)	TSSOP‡ (PW)	
-40°C to 85°C	9 mV	TLV2332ID	—	TLV2332IP	TLV2332IPWLE	TLV2332Y
	10 mV	TLV2334ID	TLV2334IN	—	TLV2334IPWLE	TLV2334Y

† The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2332IDR).

‡ The PW package is only available left-end taped and reeled (e.g., TLV2332IPWLE).

§ Chip forms are tested at 25°C only.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLV2332, TLV2332Y, TLV2334, TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

description (continued)

These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels. The TLV233x operational amplifiers are especially well suited for use in low-current or battery-powered applications.


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV233x is made available in a wide range of package options, including the small-outline and thin-shrink small-outline package (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV233x incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2332Y chip information

This chip, when properly assembled, display characteristics similar to the TLV2332. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TLV2334Y chip information


This chip, when properly assembled, displays characteristics similar to the TLV2334. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT†		
COMPONENT	TLV2332	TLV2334
Transistors	54	108
Resistors	14	28
Diodes	4	8
Capacitors	2	4

† Includes both amplifiers and all ESD, bias, and trim circuitry.

TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS
SLOS189 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage, V_{ID} (see Note 2)	$V_{DD} \pm$
Input voltage range, V_I (any input)	-0.3 V to V_{DD}
Input current, I_I	± 5 mA
Output current, I_O	± 30 mA
Duration of short-circuit current at (or below) $T_A = 25^\circ\text{C}$ (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at the noninverting input with respect to the inverting input.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$ POWER RATING
D-8	725 mW	5.8 mW/°C	377 mW
D-14	950 mW	7.6 mW/°C	494 mW
N	1575 mW	12.6 mW/°C	819 mW
P	1000 mW	8.0 mW/°C	520 mW
PW-8	525 mW	4.2 mW/°C	273 mW
PW-14	700 mW	5.6 mW/°C	364 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	8	V
Common-mode input voltage, V_{IC}	$V_{DD} = 3$ V	-0.2	1.8	V
	$V_{DD} = 5$ V	-0.2	3.8	
Operating free-air temperature, T_A		-40	85	°C

TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TLV2332I electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	TA†	TLV2332I						UNIT
			VDD = 3 V			VDD = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 100 kΩ	25°C	0.6		9	1.1		9	mV
		Full range				11		11	
αV _{IO} Average temperature coefficient of input offset voltage		25°C to 85°C	1			1.7		μV/°C	
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1			0.1		pA	
		85°C	22	1000		24	1000		
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6			0.6		pA	
		85°C	175	2000		200	2000		
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2	V	
		Full range	-0.2 to 1.8			-0.2 to 3.8			
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.9		V
		Full range	1.7			3			
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C	115		150	95		150	mV
		Full range				190		190	
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 100 kΩ, See Note 6	25°C	25	83		25	170		V/mV
		Full range	15			15			
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	92		65	91		dB
		Full range	60			60			
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	94		70	94		dB
		Full range	65			65			
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	160		500	210		560	μA
		Full range				620		800	

† Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TLV2332I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2332I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 100\text{ k}\Omega$, See Figure 34	$V_{I(PP)} = 1\text{ V}$, $C_L = 20\text{ pF}$	25°C	0.38		V/ μs
			85°C	0.29		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$, 25°C	32		nV/ $\sqrt{\text{Hz}}$	
B_{OM} Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 100\text{ k}\Omega$, See Figure 34	25°C	34		kHz	
		85°C	32			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 100\text{ k}\Omega$, See Figure 36	25°C	300		kHz	
		85°C	235			
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 100\text{ k}\Omega$, -40°C	42°			
		25°C	39°			
		85°C	36°			

TLV2332I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2332I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 100\text{ k}\Omega$, $C_L = 20\text{ pF}$, See Figure 34	$V_{I(PP)} = 1\text{ V}$	25°C	0.43		V/ μs
			85°C	0.35		
		$V_{I(PP)} = 2.5\text{ V}$	25°C	0.40		
			85°C	0.32		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$, 25°C	32		nV/ $\sqrt{\text{Hz}}$	
B_{OM} Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 100\text{ k}\Omega$, See Figure 34	25°C	55		kHz	
		85°C	45			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 100\text{ k}\Omega$, See Figure 36	25°C	525		kHz	
		85°C	370			
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 100\text{ k}\Omega$, -40°C	43°			
		25°C	40°			
		85°C	38°			



TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TLV2334I electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A †	TLV2334I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 100 kΩ	25°C	0.6		10	1.1		10	mV
		Full range				12		12	
α _{VIO} Average temperature coefficient of input offset voltage		25°C to 85°C	1			1.7		μV/°C	
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1			0.1		pA	
		85°C	22	1000		24	1000		
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6			0.6		pA	
		85°C	175	2000		200	2000		
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2	V	
		Full range	-0.2 to 1.8			-0.2 to 3.8		V	
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.9	V	
		Full range	1.7			3			
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C	115		150	95		150	mV
		Full range	190			190			
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 100 kΩ, See Note 6	25°C	25	83		25	170	V/mV	
		Full range	15			15			
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	92		65	91	dB	
		Full range	60			60			
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{DD} = 3 V to 5 V, V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	94		70	94	dB	
		Full range	65			65			
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	320		1000	420		1120	μA
		Full range	1200			1600			

† Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TLV2334I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2334I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 100\text{ k}\Omega$, See Figure 34	$V_{I(PP)} = 1\text{ V}$, $C_L = 20\text{ pF}$	25°C	0.38		$\text{V}/\mu\text{s}$
			85°C	0.29		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$	25°C	32		$\text{nV}/\sqrt{\text{Hz}}$
B_{OM} Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 34	25°C	34		kHz
			85°C	32		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 36	25°C	300		kHz
			85°C	235		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 100\text{ k}\Omega$	-40°C	42°		
			25°C	39°		
			85°C	36°		

TLV2334I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2334I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 100\text{ k}\Omega$, $C_L = 20\text{ pF}$, See Figure 34	$V_{I(PP)} = 1\text{ V}$	25°C	0.43		$\text{V}/\mu\text{s}$
			85°C	0.35		
		$V_{I(PP)} = 2.5\text{ V}$	25°C	0.40		
			85°C	0.32		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$	25°C	32		$\text{nV}/\sqrt{\text{Hz}}$
B_{OM} Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 34	25°C	55		kHz
			85°C	45		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 36	25°C	525		kHz
			85°C	370		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 100\text{ k}\Omega$	-40°C	43°		
			25°C	40°		
			85°C	38°		

TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TLV2332Y electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2332Y						UNIT	
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$				
		MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$	$V_{IC} = 1\text{ V}$, $R_L = 100\ \text{k}\Omega$	0.6			1.1			mV
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}$	$V_{IC} = 1\text{ V}$	0.1			0.1			pA
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}$	$V_{IC} = 1\text{ V}$	0.6			0.6			pA
V_{ICR} Common-mode input voltage range (see Note 5)			-0.3 to 2.3			-0.3 to 4.2			V
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OH} = -1\text{ mA}$	$V_{ID} = 100\text{ mV}$	1.9			3.9			V
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OL} = 1\text{ mA}$	$V_{ID} = 100\text{ mV}$	115			95			mV
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}$, See Note 6	$R_L = 100\ \text{k}\Omega$	83			170			V/mV
CMRR Common-mode rejection ratio	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$	$V_{IC} = V_{ICRmin}$	92			91			dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{ID}$)	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$	$V_{IC} = 1\text{ V}$	94			94			dB
I_{DD} Supply current	$V_O = 1\text{ V}$, No load	$V_{IC} = 1\text{ V}$	160			210			μA

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V}$ to 2 V ; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V}$ to 1.5 V .



TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TLV2334Y electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2334Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$, $R_L = 100\text{ k}\Omega$		0.6		1.1		mV	
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.1		0.1		pA	
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.6		0.6		pA	
V_{ICR} Common-mode input voltage range (see Note 5)			-0.3 to 2.3		-0.3 to 4.2		V	
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OH} = -1\text{ mA}$, $V_{ID} = 100\text{ mV}$		1.9		3.9		V	
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OL} = 1\text{ mA}$, $V_{ID} = -100\text{ mV}$		115		95		mV	
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}$, See Note 6, $R_L = 100\text{ k}\Omega$		83		170		V/mV	
CMRR Common-mode rejection ratio	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = V_{ICRmin}$		92		91		dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{ID}$)	$V_{IC} = 1\text{ V}$, $R_S = 50\ \Omega$, $V_O = 1\text{ V}$		94		94		dB	
I_{DD} Supply current	$V_O = 1\text{ V}$, No load, $V_{IC} = 1\text{ V}$		320		420		μA	

- NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V}$ to 2 V ; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V}$ to 1.5 V .

TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	1 – 4
α_{VIO}	Input offset voltage temperature coefficient	Distribution	5 – 8
I_{IB}	Input bias current	vs Free-air temperature	9
I_{IO}	Input offset current	vs Free-air temperature	9
V_{IC}	Common-mode input voltage	vs Supply voltage	10
V_{OH}	High-level output voltage	vs High-level output current	11
		vs Supply voltage	12
		vs Free-air temperature	13
V_{OL}	Low-level output voltage	vs Common-mode input voltage	14
		vs Free-air temperature	15, 16
		vs Differential input voltage	17
		vs Low-level output current	18
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage	19
		vs Free-air temperature	20
		vs Frequency	21, 22
I_{DD}	Supply current	vs Supply voltage	23
		vs Free-air temperature	24
SR	Slew rate	vs Supply voltage	25
		vs Free-air temperature	26
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	27
B_1	Unity-gain bandwidth	vs Supply voltage	28
		vs Free-air temperature	29
ϕ_m	Phase margin	vs Supply voltage	30
		vs Free-air temperature	31
		vs Load capacitance	32
	Phase shift	vs Frequency	21, 22
V_n	Equivalent input noise voltage	vs Frequency	33



TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2332
 INPUT OFFSET VOLTAGE




Figure 1

DISTRIBUTION OF TLV2332
 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2334
 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2334
 INPUT OFFSET VOLTAGE




Figure 4

TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

**DISTRIBUTION OF TLV2332
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 5

**DISTRIBUTION OF TLV2332
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 6

**DISTRIBUTION OF TLV2334
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 7

**DISTRIBUTION OF TLV2334
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**





Figure 8

TYPICAL CHARACTERISTICS



NOTE: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

Figure 9




Figure 10




Figure 11




Figure 12

TLV2332, TLV2332Y, TLV2334, TLV2334Y
LinCMOS™ LOW-VOLTAGE MEDIUM-POWER
OPERATIONAL AMPLIFIERS

SLOS189 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 13

LOW-LEVEL OUTPUT VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE




Figure 14

LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 15

LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 16

TYPICAL CHARACTERISTICS

LOW-LEVEL OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 17

LOW-LEVEL OUTPUT VOLTAGE
 vs
 LOW-LEVEL OUTPUT CURRENT




Figure 18

LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 SUPPLY VOLTAGE




Figure 19

LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE




Figure 20

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 21

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY




Figure 22

TYPICAL CHARACTERISTICS

SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




Figure 23

SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE




Figure 24

SLEW RATE
 vs
 SUPPLY VOLTAGE




Figure 25

SLEW RATE
 vs
 FREE-AIR TEMPERATURE




Figure 26

TYPICAL CHARACTERISTICS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
 vs
 FREQUENCY




Figure 27

UNITY-GAIN BANDWIDTH
 vs
 SUPPLY VOLTAGE




Figure 28

UNITY-GAIN BANDWIDTH
 vs
 FREE-AIR TEMPERATURE




Figure 29

TYPICAL CHARACTERISTICS

PHASE MARGIN
 vs
 SUPPLY VOLTAGE




Figure 30

PHASE MARGIN
 vs
 FREE-AIR TEMPERATURE




Figure 31

PHASE MARGIN
 vs
 LOAD CAPACITANCE




Figure 32

EQUIVALENT INPUT NOISE VOLTAGE
 vs
 FREQUENCY




Figure 33

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV233x is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 34. Unity-Gain Amplifier




Figure 35. Noise-Test Circuit




Figure 36. Gain-of-100 Inverting Amplifier

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV233x operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 37). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 37. Isolation Metal Around Device Inputs (P package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is

PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 34. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 38). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 38. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV233x performs well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426 (see Figure 39).




Figure 39. Inverting Amplifier With Voltage Reference

APPLICATION INFORMATION

single-supply operation (continued)

The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V. The TLV233x works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 40); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 40. Common Versus Separate Supply Rails

input characteristics

The TLV233x is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1\text{ V}$ at $T_A = 25^\circ\text{C}$ and at $V_{DD} - 1.2\text{ V}$ at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV233x very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically $0.1\ \mu\text{V}/\text{month}$, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV233x is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance.

APPLICATION INFORMATION

input characteristics (continued)

It is good practice to include guard rings around inputs (similar to those of Figure 37 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 41).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.




Figure 41. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifiers circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLV233x results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 kΩ, since bipolar devices exhibit greater noise currents.

feedback

Operational amplifiers circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 42). The value of this capacitor is optimized empirically.




Figure 42. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV233x incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-PRF-38535, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

APPLICATION INFORMATION

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV233x inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal-protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV233x is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV233x possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 43). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60 Ω and 180 Ω, depending on how hard the operational amplifier input is driven. With very low values of R_P , a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 43. Resistive Pullup to Increase V_{OH}





Figure 44. Test Circuit for Output Characteristics


All operating characteristics of the TLV233x are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 44 and Figure 45). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.

APPLICATION INFORMATION


output characteristics (continued)



(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$



(b) $C_L = 170 \text{ pF}$, $R_L = \text{NO LOAD}$





(c) $C_L = 190 \text{ pF}$, $R_L = \text{NO LOAD}$

Figure 45. Effect of Capacitive Loads

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

- **Wide Range of Supply Voltages Over Specified Temperature Range:**
 $T_A = -40^{\circ}\text{C}$ to 85°C . . . 2 V to 8 V
- **Fully Characterized at 3 V and 5 V**
- **Single-Supply Operation**
- **Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to $V_{DD} - 1$ V at 25°C**
- **Output Voltage Range Includes Negative Rail**
- **High Input Impedance . . . $10^{12} \Omega$ Typ**
- **Low Noise . . . 25 nV/ $\sqrt{\text{Hz}}$ Typically at $f = 1$ kHz (High-Bias Mode)**
- **ESD-Protection Circuitry**
- **Designed-In Latch-Up Immunity**
- **Bias-Select Feature Enables Maximum Supply Current Range From 17 μA to 1.5 mA at 25°C**



description

The TLV2341 operational amplifier has been specifically developed for low-voltage, single-supply applications and is fully specified to operate over a voltage range of 2 V to 8 V. The device uses the Texas Instruments silicon-gate LinCMOS™ technology to facilitate low-power, low-voltage operation and excellent offset-voltage stability. LinCMOS™ technology also enables extremely high input impedance and low bias currents allowing direct interface to high-impedance sources.

The TLV2341 offers a bias-select feature, which allows the device to be programmed with a wide range of different supply currents and therefore different levels of ac performance. The supply current can be set at 17 μA , 250 μA , or 1.5 mA, which results in slew-rate specifications between 0.02 and 2.1 V/ μs (at 3 V).

The TLV2341 operational amplifiers are especially well suited to single-supply applications and are fully specified and characterized at 3-V and 5-V power supplies. This low-voltage single-supply operation combined with low power consumption makes this device a good choice for remote, inaccessible, or portable battery-powered applications. The common-mode input range includes the negative rail.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2341 incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD 883 C, Methods 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES			CHIP FORM (Y)
		SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	
–40°C to 85°C	8 mV	TLV2341ID	TLV2341IP	TLV2341IPWLE	TLV2341Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2341IDR).
 The PW package is only available left-end taped and reeled (e.g., TLV2341IPWLE).

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS
 SLOS110A – MAY 1992 – REVISED AUGUST 1994

bias-select feature


The TLV2342 offers a bias-select feature that allows the user to select any one of three bias levels, depending on the level of performance desired. The tradeoffs between bias levels involve ac performance and power dissipation (see Table 1).

Table 1. Effect of Bias Selection on Performance

TYPICAL PARAMETER VALUES $T_A = 25^\circ\text{C}$, $V_{DD} = 3\text{ V}$		MODE			UNIT
		HIGH BIAS $R_L = 10\text{ k}\Omega$	MEDIUM BIAS $R_L = 100\text{ k}\Omega$	LOW BIAS $R_L = 1\text{ M}\Omega$	
P_D	Power dissipation	975	195	15	μW
SR	Slew rate	2.1	0.38	0.02	$\text{V}/\mu\text{s}$
V_n	Equivalent input noise voltage at $f = 1\text{ kHz}$	25	32	68	$\text{nV}/\sqrt{\text{Hz}}$
B_1	Unity-gain bandwidth	790	300	27	kHz
ϕ_m	Phase margin	46°	39°	34°	
A_{VD}	Large-signal differential voltage amplification	11	83	400	V/mV

bias selection

Bias selection is achieved by connecting BIAS SELECT to one of three voltage levels (see Figure 1). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This procedure is simple in split-supply applications since this point is ground. In single-supply applications, the medium-bias mode necessitates using a voltage divider as indicated in Figure 1. The use of large-value resistors in the voltage divider reduces the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.



BIAS MODE	BIAS-SELECT VOLTAGE (single supply)
Low	V_{DD}
Medium	$1\text{ V to }V_{DD} - 1\text{ V}$
High	GND

Figure 1. Bias Selection for Single-Supply Applications

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

high-bias mode

In the high-bias mode, the TLV2341 series feature low offset voltage drift, high input impedance, and low noise. Speed in this mode approaches that of BiFET devices but at only a fraction of the power dissipation.

medium-bias mode

The TLV2341 in the medium-bias mode features a low offset voltage drift, high input impedance, and low noise. Speed in this mode is similar to general-purpose bipolar devices but power dissipation is only a fraction of that consumed by bipolar devices.

low-bias mode

In the low-bias mode, the TLV2341 features low offset voltage drift, high input impedance, extremely low power consumption, and high differential voltage gain.


ORDER OF CONTENTS

TOPIC	BIAS MODE
Schematic	all
Absolute maximum ratings	all
Recommended operating conditions	all
Electrical characteristics Operating characteristics Typical characteristics	high (Figures 2 – 31)
Electrical characteristics Operating characteristics Typical characteristics	medium (Figures 32 – 61)
Electrical characteristics Operating characteristics Typical characteristics	low (Figures 62 – 91)
Parameter measurement information	all
Application information	all

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS
 SLOS110A – MAY 1992 – REVISED AUGUST 1994


TLV2341Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2341. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV2341, TLV2341Y
 LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
 OPERATIONAL AMPLIFIERS
 SLOS110A – MAY 1992 – REVISED AUGUST 1994

equivalent schematic



COMPONENT COUNT†	
Transistors	27
Diodes	2
Resistors	7
Capacitors	1

† Includes the amplifier and all ESD, bias, and trim circuitry

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage (see Note 2)	$V_{DD} \pm$
Input voltage range, V_I (any input)	-0.3 V to V_{DD}
Input current, I_I	± 5 mA
Output current, I_O	± 30 mA
Duration of short-circuit current at (or below) $T_A = 25^\circ\text{C}$ (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may effect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 2. Differential voltages are at the noninverting input with respect to the inverting input.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/ $^\circ\text{C}$	377 mW
P	1000 mW	8.0 mW/ $^\circ\text{C}$	520 mW
PW	525 mW	4.2 mW/ $^\circ\text{C}$	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	8	V
Common-mode input voltage, V_{IC}	$V_{DD} = 3$ V	-0.2	1.8	V
	$V_{DD} = 5$ V	-0.2	3.8	
Operating free-air temperature, T_A		-40	85	$^\circ\text{C}$



HIGH-BIAS MODE

electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A [†]	TLV2341I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 10 kΩ	25°C	0.6		8	1.1		8	mV
		Full range	10			10			
αV _{IO} Average temperature of input offset voltage		25°C to 85°C	2.7			2.7			μV/°C
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1			0.1			pA
		85°C	22	1000		24	1000		
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6			0.6			pA
		85°C	175	2000		200	2000		
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
		Full range	-0.2 to 1.8		-0.2 to 3.8			V	
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.7		V
		Full range	1.7			3			
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C	120		150	90		150	mV
		Full range	190			190			
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 10 kΩ, See Note 6	25°C	3	11		5	23		V/mV
		Full range	2			3.5			
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	78		65	80		dB
		Full range	60			60			
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	95		70	95		dB
		Full range	65			65			
I _{I(SEL)} Bias select current	V _{I(SEL)} = 0	25°C	-1.2			-1.4			μA
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	325		1500	675		1600	μA
		Full range	2000			2200			

[†] Full range is -40°C to 85°C.

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.
 6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS
 SLOS110A – MAY 1992 – REVISED AUGUST 1994

HIGH-BIAS MODE

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T _A	TLV2341I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	V _{IC} = 1 V, R _L = 10 kΩ, See Figure 92	V _{I(PP)} = 1 V, C _L = 20 pF,	25°C	2.1		V/μs
			85°C	1.7		
V _n Equivalent input noise voltage	f = kHz, See Figure 93	R _S = 20 Ω,	25°C	25		nV/√Hz
B _{OM} Maximum output-swing bandwidth	V _O = V _{OH} , R _L = 10 kΩ,	C _L = 20 pF, See Figure 92	25°C	170		kHz
			85°C	145		
B ₁ Unity-gain bandwidth	V _I = 10 mV, R _L = 10 kΩ,	C _L = 20 pF, See Figure 94	25°C	790		kHz
			85°C	690		
φ _m Phase margin	V _I = 10 mV, C _L = 20 pF, See Figure 94	f = B ₁ , R _L = 1 MΩ,	-40°C	53°		
			25°C	49°		
			85°C	47°		

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T _A	TLV2341I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	V _{IC} = 1 V, R _L = 10 kΩ, C _L = 20 pF, See Figure 92	V _{I(PP)} = 1 V	25°C	3.6		V/μs
			85°C	2.8		
		V _{I(PP)} = 2.5 V	25°C	2.9		
			85°C	2.3		
V _n Equivalent input noise voltage	f = 1 kHz, See Figure 93	R _S = 20 Ω,	25°C	25		nV/√Hz
B _{OM} Maximum output-swing bandwidth	V _O = V _{OH} , R _L = 10 kΩ,	C _L = 20 pF, See Figure 92	25°C	320		kHz
			85°C	250		
B ₁ Unity-gain bandwidth	V _I = 10 mV, R _L = 10 kΩ,	C _L = 20 pF, See Figure 94	25°C	1.7		MHz
			85°C	1.2		
φ _m Phase margin	V _I = 10 mV, C _L = 20 pF, See Figure 94	f = B ₁ , R _L = 10 kΩ,	-40°C	49°		
			25°C	46°		
			85°C	43°		



HIGH-BIAS MODE

electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2341I						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$, $R_L = 10\text{ k}\Omega$		0.6	8		1.1	8	mV
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.1			0.1		pA
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.6			0.6		pA
V_{ICR} Common-mode input voltage range (see Note 5)		-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OH} = -1\text{ mA}$, $V_{ID} = 100\text{ mV}$	1.75	1.9		3.2	3.7		V
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OL} = 1\text{ mA}$, $V_{ID} = -100\text{ mV}$		120	150		90	150	mV
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}$, See Note 6, $R_L = 10\text{ k}\Omega$	3	11		50	23		V/mV
CMRR Common-mode rejection ratio	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = V_{ICRmin}$	65	78		65	80		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$	70	95		70	95		dB
$I_{I(SEL)}$ Bias select current	$V_{I(SEL)} = 0$		-1.2			-1.4		μA
I_{DD} Supply current	$V_O = 1\text{ V}$, No load, $V_{IC} = 1\text{ V}$		325	1500		675	1600	μA

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.
 6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V}$ to 2 V ; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V}$ to 1.5 V .

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS
 SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

Table of Graphs

		FIGURE	
V_{IO}	Input offset voltage	Distribution	2,3
α_{VIO}	Input offset voltage temperature coefficient	Distribution	4,5
V_{OH}	High-level output voltage	vs Output current	6
		vs Supply voltage	7
		vs Temperature	8
V_{OL}	Low-level output voltage	vs Common-mode input voltage	9
		vs Temperature	10, 12
		vs Differential input voltage	11
		vs Low-level output current	13
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage	14
		vs Temperature	15
		vs Frequency	26, 27
I_{IB}	Input bias current	vs Temperature	16
I_{IO}	Input offset current	vs Temperature	16
V_{IC}	Common-mode input voltage	vs Supply voltage	17
I_{DD}	Supply current	vs Supply voltage	18
		vs Temperature	19
SR	Slew rate	vs Supply voltage	20
		vs Temperature	21
	Bias select current	vs Supply voltage	22
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	23
B_1	Unity-gain bandwidth	vs Temperature	24
		vs Supply voltage	25
ϕ_m	Phase margin	vs Supply voltage	28
		vs Temperature	29
		vs Load capacitance	30
V_n	Equivalent input noise voltage	vs Frequency	31
		Phase shift	26, 27

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT




Figure 4

DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT




Figure 5

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)




Figure 6




Figure 7




Figure 8




Figure 9

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 10

LOW-LEVEL OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 11

LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 12

LOW-LEVEL OUTPUT VOLTAGE
 vs
 LOW-LEVEL OUTPUT CURRENT




Figure 13

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 SUPPLY VOLTAGE




Figure 14

LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE




Figure 15

INPUT BIAS CURRENT AND INPUT OFFSET
 CURRENT
 vs
 FREE-AIR TEMPERATURE




Figure 16

COMMON-MODE INPUT VOLTAGE
 POSITIVE LIMIT
 vs
 SUPPLY VOLTAGE








Figure 17

NOTE: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)



TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

BIAS SELECT CURRENT
vs
SUPPLY VOLTAGE




Figure 22

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 23

UNITY-GAIN BANDWIDTH
vs
FREE-AIR TEMPERATURE




Figure 24

UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE




Figure 25



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT**

vs
FREQUENCY




Figure 26

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT**

vs
FREQUENCY




Figure 27

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

PHASE MARGIN
vs
SUPPLY VOLTAGE




Figure 28

PHASE MARGIN
vs
FREE-AIR TEMPERATURE




Figure 29

PHASE MARGIN
vs
LOAD CAPACITANCE




Figure 30

EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY




Figure 31

MEDIUM-BIAS MODE

electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A †	TLV2341I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 100 kΩ	25°C	0.6	8		1.1	8	mV	
		Full range		10		10			
α _{VIO} Average temperature coefficient of input offset voltage		25°C to 85°C	1			1.7			μV/°C
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1			0.1			pA
		85°C	22	1000		24	1000		
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6			0.6			pA
		85°C	175	2000		200	2000		
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2	V	
		Full range	-0.2 to 1.8			-0.2 to 3.8		V	
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.9	V	
		Full range	1.7			3			
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C		115	150		95	150	mV
		Full range		190				190	
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 100 kΩ, See Note 6	25°C	25	83		25	170	V/mV	
		Full range	15			15			
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	92		65	91	dB	
		Full range	60			60			
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	94		70	94	dB	
		Full range	65			65			
I _{I(SEL)} Bias select current	V _{I(SEL)} = 0	25°C	-100			-130			nA
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	65	250		105	280	μA	
		Full range		360					400

† Full range is -40°C to 85°C.

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.
 6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

MEDIUM-BIAS MODE

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2341I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 100\text{ k}\Omega$, See Figure 92	$V_{I(PP)} = 1\text{ V}$, $C_L = 20\text{ pF}$	25°C	0.38		V/ μs
			85°C	0.29		
V_n Equivalent input noise voltage	$f = \text{kHz}$, See Figure 93	$R_S = 20\ \Omega$	25°C	32		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 92	25°C	34		kHz
			85°C	32		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 94	25°C	300		kHz
			85°C	235		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 94	$f = B_1$, $R_L = 100\text{ k}\Omega$	-40°C	42°		
			25°C	39°		
			85°C	36°		

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS		T_A	TLV2341I			UNIT
				MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 100\text{ k}\Omega$, $C_L = 20\text{ pF}$, See Figure 92	$V_{I(PP)} = 1\text{ V}$	25°C	0.43		V/ μs	
			85°C	0.35			
		$V_{I(PP)} = 2.5\text{ V}$	25°C	0.40			
			85°C	0.32			
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 93	$R_S = 20\ \Omega$	25°C	32		nV/ $\sqrt{\text{Hz}}$	
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 92	25°C	55		kHz	
			85°C	45			
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 100\text{ k}\Omega$	$C_L = 20\text{ pF}$, See Figure 94	25°C	525		kHz	
			85°C	370			
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 94	$f = B_1$, $R_L = 100\text{ k}\Omega$	-40°C	43°			
			25°C	40°			
			85°C	38°			

MEDIUM-BIAS MODE

electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2341I						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$, $R_L = 100\ \text{k}\Omega$		0.6	8		1.1	8	mV
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.1			0.1		pA
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.6			0.6		pA
V_{ICR} Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2	V
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OH} = -1\text{ mA}$, $V_{ID} = 100\text{ mV}$		1.75	1.9		3.2	3.9	V
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OL} = 1\text{ mA}$, $V_{ID} = -100\text{ mV}$		115	150		95	150	mV
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}$, See Note 6, $R_L = 100\ \text{k}\Omega$		25	83		25	170	V/mV
CMRR Common-mode rejection ratio	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = V_{ICRmin}$		65	92		65	91	dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{ID}$)	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$		70	94		70	94	dB
$I_{I(SEL)}$ Bias select current	$V_{I(SEL)} = 0$		-100			-130		nA
I_{DD} Supply current	$V_O = 1\text{ V}$, No load, $V_{IC} = 1\text{ V}$		65	250		105	280	μA

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.
 6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V}$ to 2 V ; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V}$ to 1.5 V .

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994





TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

Table of Graphs





		FIGURE	
V_{IO}	Input offset voltage	Distribution	32, 33
α_{VIO}	Input offset voltage temperature coefficient	Distribution	34, 35
V_{OH}	High-level output voltage	vs Output current	36
		vs Supply voltage	37
		vs Temperature	38
V_{OL}	Low-level output voltage	vs Common-mode input voltage	39
		vs Temperature	40, 42
		vs Differential input voltage	41
		vs Low-level output current	43
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage	44
		vs Temperature	45
		vs Frequency	56, 57
I_{IB}	Input bias current	vs Temperature	46
I_{IO}	Input offset current	vs Temperature	46
V_{IC}	Common-mode input voltage	vs Supply voltage	47
I_{DD}	Supply current	vs Supply voltage	48
		vs Temperature	49
SR	Slew rate	vs Supply voltage	50
		vs Temperature	51
	Bias select current	vs Supply current	52
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	53
B_1	Unity-gain bandwidth	vs Temperature	54
		vs Supply voltage	55
ϕ_m	Phase margin	vs Supply voltage	58
		vs Temperature	59
		vs Load capacitance	60
V_n	Equivalent input noise voltage	vs Frequency	61
		Phase shift	vs Frequency



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

**LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE**




Figure 40

**LOW-LEVEL OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE**




Figure 41

**LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE**




Figure 42

**LOW-LEVEL OUTPUT VOLTAGE
 vs
 LOW-LEVEL OUTPUT CURRENT**




Figure 43

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

**LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 SUPPLY VOLTAGE**




Figure 44

**LARGE-SIGNAL
 DIFFERENTIAL VOLTAGE AMPLIFICATION
 vs
 FREE-AIR TEMPERATURE**




Figure 45

**INPUT BIAS CURRENT AND INPUT OFFSET CURRENT
 vs
 FREE-AIR TEMPERATURE**




Figure 46

**COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT
 vs
 SUPPLY VOLTAGE**








Figure 47

NOTE A: The typical values of input bias current and input offset current below 5 pA are determined mathematically.

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)



TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

BIAS SELECT CURRENT
vs
SUPPLY VOLTAGE




Figure 52

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 53

UNITY-GAIN BANDWIDTH
vs
FREE-AIR TEMPERATURE




Figure 54

UNITY-GAIN BANDWIDTH
vs
SUPPLY VOLTAGE




Figure 55

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT**

vs
FREQUENCY




Figure 56

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT**

vs
FREQUENCY




Figure 57

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

PHASE MARGIN
vs
SUPPLY VOLTAGE




Figure 58

PHASE MARGIN
vs
FREE-AIR TEMPERATURE




Figure 59

PHASE MARGIN
vs
LOAD CAPACITANCE




Figure 60

EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY




Figure 61



LOW-BIAS MODE

electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A †	TLV2341I						UNIT	
			V _{DD} = 3 V			V _{DD} = 5 V				
			MIN	TYP	MAX	MIN	TYP	MAX		
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 1 MΩ	25°C	0.6		8	1.1		8	mV	
		Full range	10			10				
α _{VIO} Average temperature of input offset voltage		25°C to 85°C	1			1.1			μV/°C	
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1			0.1			pA	
		85°C	22	1000		24	1000			
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6			0.6			pA	
		85°C	175	2000		200	2000			
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V	
		Full range	-0.2 to 1.8				-0.2 to 3.8			V
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.8		V	
		Full range	1.7			3				
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C	115			150	95		150	mV
		Full range				190			190	
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 1 MΩ, See Note 6	25°C	50	400		50	520		V/mV	
		Full range	50			50				
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	88		65	94		dB	
		Full range	60			60				
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	86		70	86		dB	
		Full range	65			65				
I _{I(SEL)} Bias select current	V _{I(SEL)} = 0	25°C	10			65			nA	
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	5		17	10		17	μA	
		Full range	27			27				

† Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At V_{DD} = 5 V, V_{O(PP)} = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

LOW-BIAS MODE

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2341			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 1\text{ M}\Omega$, See Figure 92	$V_{I(PP)} = 1\text{ V}$, $C_L = 20\text{ pF}$,	25°C	0.02		V/ μ s
			85°C	0.02		
V_n Equivalent input noise voltage	$f = \text{kHz}$, See Figure 93	$R_S = 20\ \Omega$,	25°C	68		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1\text{ M}\Omega$,	$C_L = 20\text{ pF}$, See Figure 92	25°C	2.5		kHz
			85°C	2		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 1\text{ M}\Omega$,	$C_L = 20\text{ pF}$, See Figure 94	25°C	27		kHz
			85°C	21		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 94	$f = B_1$, $R_L = 1\text{ M}\Omega$,	-40°C	39°		
			25°C	34°		
			85°C	28°		

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2341			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 1\text{ M}\Omega$, $C_L = 20\text{ pF}$, See Figure 92	$V_{I(PP)} = 1\text{ V}$	25°C	0.03		V/ μ s
			85°C	0.03		
		$V_{I(PP)} = 2.5\text{ V}$	25°C	0.03		
			85°C	0.02		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 93	$R_S = 20\ \Omega$,	25°C	68		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 1\text{ M}\Omega$,	$C_L = 20\text{ pF}$, See Figure 92	25°C	5		kHz
			85°C	4		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 1\text{ M}\Omega$,	$C_L = 20\text{ pF}$, See Figure 94	25°C	85		kHz
			85°C	55		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 94	$f = B_1$, $R_L = 1\text{ M}\Omega$,	-40°C	38°		
			25°C	34°		
			85°C	28°		



TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS
 SLOS110A – MAY 1992 – REVISED AUGUST 1994

LOW-BIAS MODE

electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2341Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$, $R_L = 1\text{ M}\Omega$		0.6	8		1.1	8	mV
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.1			0.1		pA
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$		0.6			0.6		pA
V_{ICR} Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2	V
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OH} = -1\text{ mA}$, $V_{ID} = 100\text{ mV}$		1.75	1.9		3.2	3.8	V
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OL} = 1\text{ mA}$, $V_{ID} = -100\text{ mV}$		115	150		95	150	mV
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}$, See Note 6, $R_L = 1\text{ M}\Omega$		50	400		50	520	V/mV
CMRR Common-mode rejection ratio	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = V_{ICRmin}$		65	88		65	94	dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{ID}$)	$V_{DD} = 3\text{ V to } 5\text{ V}$, $V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$, $R_S = 50\ \Omega$		70	86		70	86	dB
$I_{I(SEL)}$ Bias select current	$V_{I(SEL)} = 0$		10			65		nA
I_{DD} Supply current	$V_O = 1\text{ V}$, No load, $V_{IC} = 1\text{ V}$		5	17		10	17	μA

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.
 6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V to } 2\text{ V}$; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V to } 1.5\text{ V}$.

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	62, 63
α_{VIO}	Input offset voltage temperature coefficient	Distribution	64, 65
V_{OH}	High-level output voltage	vs Output current	66
		vs Supply voltage	67
		vs Temperature	68
V_{OL}	Low-level output voltage	vs Common-mode input voltage	69
		vs Temperature	70, 72
		vs Differential input voltage	71
		vs Low-level output current	73
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage	74
		vs Temperature	75
		vs Frequency	86, 87
I_{IB}	Input bias current	vs Temperature	76
I_{IO}	Input offset current	vs Temperature	76
V_{IC}	Common-mode input voltage	vs Supply voltage	77
I_{DD}	Supply current	vs Supply voltage	78
		vs Temperature	79
SR	Slew rate	vs Supply voltage	80
		vs Temperature	81
	Bias select current	vs Supply current	82
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	83
B_1	Unity-gain bandwidth	vs Temperature	84
		vs Supply voltage	85
ϕ_m	Phase margin	vs Supply voltage	88
		vs Temperature	89
		vs Load capacitance	90
V_n	Equivalent input noise voltage	vs Frequency	91
		Phase shift	86, 87

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

**DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE**




Figure 62

**DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE**




Figure 63

**DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 64

**DISTRIBUTION OF TLV2341
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 65

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT




Figure 66

HIGH-LEVEL OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE




Figure 67

HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 68

LOW-LEVEL OUTPUT VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE




Figure 69

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

**LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 70

**LOW-LEVEL OUTPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE**




Figure 71

**LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 72

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 73

TLV2341, TLV2341Y
LinCMOS™ PROGRAMMABLE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS110A – MAY 1992 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs SUPPLY VOLTAGE




Figure 74

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREE-AIR TEMPERATURE




Figure 75

INPUT BIAS CURRENT AND INPUT OFFSET CURRENT vs FREE-AIR TEMPERATURE




Figure 76

COMMON-MODE INPUT VOLTAGE POSITIVE LIMIT vs SUPPLY VOLTAGE




Figure 77

NOTE A: The typical values of input bias current and input offset current below 5 pA are determined mathematically.



TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

**SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE**




Figure 78

**SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE**




Figure 79

**SLEW RATE
 vs
 SUPPLY VOLTAGE**




Figure 80

**SLEW RATE
 vs
 FREE-AIR TEMPERATURE**




Figure 81

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

BIAS SELECT CURRENT
 vs
 SUPPLY VOLTAGE




Figure 82

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
 vs
 FREQUENCY




Figure 83

UNITY-GAIN BANDWIDTH
 vs
 FREE-AIR TEMPERATURE




Figure 84

UNITY-GAIN BANDWIDTH
 vs
 SUPPLY VOLTAGE




Figure 85

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY**




Figure 86

**LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE SHIFT
 vs
 FREQUENCY**




Figure 87

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

PHASE MARGIN
 vs
 SUPPLY VOLTAGE




Figure 88

PHASE MARGIN
 vs
 FREE-AIR TEMPERATURE




Figure 89

PHASE MARGIN
 vs
 LOAD CAPACITANCE




Figure 90

EQUIVALENT INPUT NOISE VOLTAGE
 vs
 FREQUENCY




Figure 91

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2341 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 92. Unity-Gain Amplifier




Figure 93. Noise-Test Circuits




Figure 94. Gain-of-100 Inverting Amplifier

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2341 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 95). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 95. Isolation Metal Around Device Inputs (P package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is

PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 92. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 96). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 96. Full-Power-Response Output Signal

test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2341 performs well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.



**Figure 97. Inverting Amplifier With
Voltage Reference**

APPLICATION INFORMATION

single-supply operation (continued)

The TLV2341 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 98); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 98. Common Versus Separate Supply Rails

input offset voltage nulling

The TLV2341 offers external input offset null control. Nulling of the input offset voltage can be achieved by adjusting a 25-kΩ potentiometer connected between the offset null terminals with the wiper connected as shown in Figure 99. The amount of nulling range varies with the bias selection. In the high-bias mode, the nulling range allows the maximum offset voltage specified to be trimmed to zero. In low-bias and medium-bias modes, total nulling may not be possible.




Figure 99. Input Offset Voltage Null Circuit

APPLICATION INFORMATION

bias selection

Bias selection is achieved by connecting the bias-select pin to one of the three voltage levels (see Figure 100). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This is a simple procedure in split-supply applications, since this point is ground. In single-supply applications, the medium-bias mode necessitates using a voltage divider as indicated. The use of large-value resistors in the voltage divider reduces the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.




Figure 100. Bias Selection for Single-Supply Applications

input characteristics

The TLV2341 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^\circ\text{C}$ and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2341 good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically $0.1 \mu\text{V}/\text{month}$, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2341 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 95 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 101).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

APPLICATION INFORMATION

input characteristics (continued)




Figure 101. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifiers circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLV2341 results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 kΩ, since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 102). The value of this capacitor is optimized empirically.




Figure 102. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV2341 incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2341 inputs and output are designed to withstand – 100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by

APPLICATION INFORMATION

design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2341 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2341 possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 103). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60 Ω and 180 Ω, depending on how hard the operational amplifier input is driven. With very low values of R_P , a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 103. Resistive Pullup to Increase V_{OH}




Figure 104. Test Circuit for Output Characteristics

All operating characteristics of the TLV2341 are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figures 105, 106 and 107). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.

APPLICATION INFORMATION

output characteristics (continued)




Figure 105. Effect of Capacitive Loads in High-Bias Mode




Figure 106. Effect of Capacitive Loads in Medium-Bias Mode




Figure 107. Effect of Capacitive Loads in Low-Bias Mode

TLV2342, TLV2342Y, TLV2344, TLV2344Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED OPERATIONAL AMPLIFIERS





SLOS194 – FEBRUARY 1997

- **Wide Range of Supply Voltages Over Specified Temperature Range:**
–40°C to 85°C . . . 2 V to 8 V
- **Fully Characterized at 3 V and 5 V**
- **Single-Supply Operation**
- **Common-Mode Input-Voltage Range Extends Below the Negative Rail and Up to $V_{DD} - 1 V$ at 25°C**
- **Output Voltage Range Includes Negative Rail**
- **High Input Impedance . . . $10^{12} \Omega$ Typical**
- **ESD-Protection Circuitry**
- **Designed-In Latch-Up Immunity**

description

The TLV234x operational amplifiers are in a family of devices that has been specifically designed for use in low-voltage single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV234x was developed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV234x has a typical slew rate of 2.1 V/ μ s and 790-kHz unity-gain bandwidth.

Each amplifier is fully functional down to a minimum supply voltage of 2 V and is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of –40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.



AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES				CHIP FORMS [§] (Y)
		SMALL OUTLINE [†] (D)	PLASTIC DIP (N)	PLASTIC DIP (P)	TSSOP [‡] (PW)	
–40°C to 85°C	9 mV	TLV2342ID	—	TLV2342IP	TLV2342IPWLE	TLV2342Y
	10 mV	TLV2344ID	TLV2344IN	—	TLV2344IPWLE	TLV2344Y

[†] The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2342IDR).

[‡] The PW package is only available left-end taped and reeled (e.g., TLV2342IPWLE).

[§] Chip forms are tested at 25°C only.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

6–793

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

description (continued)


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV234x effectual in applications such as high-frequency filters and wide-bandwidth sensors.

To facilitate the design of small portable equipment, the TLV234x is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV234x incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-PRF-38535, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

TLV2342Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2342. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TLV2344Y chip information


This chip, when properly assembled, displays characteristics similar to the TLV2344. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV2342, TLV2342Y, TLV2344, TLV2344Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

equivalent schematic (each amplifier)



ACTUAL DEVICE COMPONENT COUNT†		
COMPONENT	TLV2342	TLV2344
Transistors	54	108
Resistors	14	28
Diodes	4	8
Capacitors	2	4

† Includes both amplifiers and all ESD, bias, and trim circuitry.

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage, V_{ID} (see Note 2)	$V_{DD} \pm$
Input voltage range, V_I (any input)	-0.3 V to V_{DD}
Input current, I_I	± 5 mA
Output current, I_O	± 30 mA
Duration of short-circuit current at (or below) $T_A = 25^\circ\text{C}$ (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 2. Differential voltages are at the noninverting input with respect to the inverting input.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application selection).

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$ POWER RATING
D-8	725 mW	5.8 mW/ $^\circ\text{C}$	377 mW
D-14	950 mW	7.6 mW/ $^\circ\text{C}$	494 mW
N	1575 mW	5.6 mW/ $^\circ\text{C}$	364 mW
P	1000 mW	8.0 mW/ $^\circ\text{C}$	520 mW
PW-8	525 mW	4.2 mW/ $^\circ\text{C}$	273 mW
PW-14	700 mW	6.0 mW/ $^\circ\text{C}$	340 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{DD}	2	8	V
Common-mode input voltage, V_{IC}	$V_{DD} = 3$ V	-0.2	1.8
	$V_{DD} = 5$ V	-0.2	3.8
Operating free-air temperature, T_A	-40	85	$^\circ\text{C}$



TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TLV2342I electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A †	TLV2342I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 10 kΩ	25°C	0.6		9	1.1		9	mV
		Full range				11		11	
α _{VIO} Average temperature coefficient of input offset voltage		25°C to 85°C	2.7			2.7			μV/°C
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1			0.1			pA
		85°C	22	1000		24	1000		
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6			0.6			pA
		85°C	175	2000		200	2000		
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
		Full range	-0.2 to 1.8			-0.2 to 3.8			V
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9		3.2	3.7		V
		Full range	1.7			3			
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C	120		150	90		150	mV
		Full range	190			190			
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 10 kΩ, See Note 6	25°C	3	11		5	23		V/mV
		Full range	2			3.5			
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	78		65	80		dB
		Full range	60			60			
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	95		70	95		dB
		Full range	65			65			
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	0.65		3	1.4		3.2	mA
		Full range	4			4.4			

† Full range is -40°C to 85°C.

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TLV2342I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2342I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 10\text{ k}\Omega$, See Figure 34	$V_{I(PP)} = 1\text{ V}$, $C_L = 20\text{ pF}$, See Figure 34	25°C	2.1		V/ μs
			85°C	1.7		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$	25°C	25		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 10\text{ k}\Omega$, See Figure 34	$C_L = 20\text{ pF}$, See Figure 34	25°C	170		kHz
			85°C	145		
B ₁ Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 10\text{ k}\Omega$, See Figure 36	$C_L = 20\text{ pF}$, See Figure 36	25°C	790		kHz
			85°C	690		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 10\text{ k}\Omega$,	-40°C	53°		
			25°C	49°		
			85°C	47°		

TLV2342I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2342I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 20\text{ pF}$, See Figure 34	$V_{I(PP)} = 1\text{ V}$	25°C	3.6		V/ μs
			85°C	2.8		
			25°C	2.9		
			85°C	2.3		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$	25°C	25		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 10\text{ k}\Omega$, See Figure 34	$C_L = 20\text{ pF}$, See Figure 34	25°C	320		kHz
			85°C	250		
B ₁ Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 10\text{ k}\Omega$, See Figure 36	$C_L = 20\text{ pF}$, See Figure 36	25°C	1.7		kHz
			85°C	1.2		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 10\text{ k}\Omega$,	-40°C	49°		
			25°C	46°		
			85°C	43°		

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TLV2344I electrical characteristics at specified free-air temperature

PARAMETER	TEST CONDITIONS	T _A †	TLV2344I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 1 V, V _{IC} = 1 V, R _S = 50 Ω, R _L = 10 kΩ	25°C	1.1		10	1.1		10	mV
		Full range			12			12	
α _{VIO} Average temperature coefficient of input offset voltage		25°C to 85°C	2.7		2.7				μV/°C
I _{IO} Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.1		0.1				pA
		85°C	22	1000	24	1000			
I _{IB} Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C	0.6		0.6				pA
		85°C	175	2000	200	2000			
V _{ICR} Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3	-0.2 to 4		-0.3 to 4.2	V	
		Full range	-0.2 to 1.8	-0.2 to 3.8				V	
V _{OH} High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV, I _{OH} = -1 mA	25°C	1.75	1.9	3.2	3.7	V		
		Full range	1.7		3				
V _{OL} Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV, I _{OL} = 1 mA	25°C	120		150	90		150	mV
		Full range			190			190	
A _{VD} Large-signal differential voltage amplification	V _{IC} = 1 V, R _L = 10 kΩ, See Note 6	25°C	3	11	5	23	V/mV		
		Full range	2		3.5				
CMRR Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICRmin} , R _S = 50 Ω	25°C	65	78	65	80	dB		
		Full range	60		60				
k _{SVR} Supply-voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	V _{IC} = 1 V, V _O = 1 V, R _S = 50 Ω	25°C	70	95	70	95	dB		
		Full range	65		65				
I _{DD} Supply current	V _O = 1 V, V _{IC} = 1 V, No load	25°C	1.3		6	2.7		6.4	mA
		Full range			8			8.8	

† Full range is -40°C to 85°C.

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TLV2344I operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2344I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 10\text{ k}\Omega$, See Figure 34	$V_{I(PP)} = 1\text{ V}$, $C_L = 20\text{ pF}$	25°C	2.1		V/ μs
			85°C	1.7		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$	25°C	25		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 10\text{ k}\Omega$, See Figure 34	$C_L = 20\text{ pF}$, See Figure 34	25°C	170		kHz
			85°C	145		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 10\text{ k}\Omega$, See Figure 36	$C_L = 20\text{ pF}$, See Figure 36	25°C	790		kHz
			85°C	690		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 10\text{ k}\Omega$	-40°C	53°		
			25°C	49°		
			85°C	47°		

TLV2344I operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A	TLV2344I			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_{IC} = 1\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 20\text{ pF}$, See Figure 34	$V_{I(PP)} = 1\text{ V}$	25°C	3.6		V/ μs
			85°C	2.8		
		$V_{I(PP)} = 2.5\text{ V}$	25°C	2.9		
			85°C	2.3		
V_n Equivalent input noise voltage	$f = 1\text{ kHz}$, See Figure 35	$R_S = 20\ \Omega$	25°C	25		nV/ $\sqrt{\text{Hz}}$
BOM Maximum output-swing bandwidth	$V_O = V_{OH}$, $R_L = 10\text{ k}\Omega$, See Figure 34	$C_L = 20\text{ pF}$, See Figure 34	25°C	320		kHz
			85°C	250		
B_1 Unity-gain bandwidth	$V_I = 10\text{ mV}$, $R_L = 10\text{ k}\Omega$, See Figure 36	$C_L = 20\text{ pF}$, See Figure 36	25°C	1.7		MHz
			85°C	1.2		
ϕ_m Phase margin	$V_I = 10\text{ mV}$, $C_L = 20\text{ pF}$, See Figure 36	$f = B_1$, $R_L = 10\text{ k}\Omega$	-40°C	49°		
			25°C	46°		
			85°C	43°		



TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TLV2342Y electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2342Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$, $R_L = 10\text{ k}\Omega$	0.6			1.1			mV
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$	0.1			0.1			pA
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}$, $V_{IC} = 1\text{ V}$	0.6			0.6			pA
V_{ICR} Common-mode input voltage range (see Note 5)		-0.3 to 2.3			-0.3 to 4.2			V
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OH} = -1\text{ mA}$, $V_{ID} = 100\text{ mV}$	1.9			3.7			V
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}$, $I_{OL} = 1\text{ mA}$, $V_{ID} = 100\text{ mV}$	120			90			mV
AVD Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}$, $R_L = 10\text{ k}\Omega$, See Note 6	11			23			V/mV
$CMRR$ Common-mode rejection ratio	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = V_{ICRmin}$	78			80			dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{ID}$)	$V_O = 1\text{ V}$, $R_S = 50\ \Omega$, $V_{IC} = 1\text{ V}$	95			95			dB
I_{DD} Supply current	$V_O = 1\text{ V}$, No load, $V_{IC} = 1\text{ V}$	0.65			1.4			mA

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V}$ to 2 V ; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V}$ to 1.5 V .



TLV2342, TLV2342Y, TLV2344, TLV2344Y
 LinCMOS™ LOW-VOLTAGE HIGH-SPEED
 OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TLV2344Y electrical characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2344Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1\text{ V}, R_L = 10\text{ k}\Omega$ $V_{IC} = 1\text{ V}, R_L = 10\text{ k}\Omega$		1.1		1.1		mV	
I_{IO} Input offset current (see Note 4)	$V_O = 1\text{ V}, V_{IC} = 1\text{ V}$		0.1		0.1		pA	
I_{IB} Input bias current (see Note 4)	$V_O = 1\text{ V}, V_{IC} = 1\text{ V}$		0.6		0.6		pA	
V_{ICR} Common-mode input voltage range (see Note 5)			-0.3 to 2.3		-0.3 to 4.2		V	
V_{OH} High-level output voltage	$V_{IC} = 1\text{ V}, I_{OH} = -1\text{ mA}, V_{ID} = 100\text{ mV}$		1.9		3.7		V	
V_{OL} Low-level output voltage	$V_{IC} = 1\text{ V}, I_{OL} = 1\text{ mA}, V_{ID} = -100\text{ mV}$		120		90		mV	
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 1\text{ V}, R_L = 10\text{ k}\Omega$, See Note 6		11		23		V/mV	
CMRR Common-mode rejection ratio	$V_O = 1\text{ V}, R_S = 50\ \Omega, V_{IC} = V_{ICRmin}$		78		80		dB	
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{ID}$)	$V_O = 1\text{ V}, R_S = 50\ \Omega, V_{IC} = 1\text{ V}$		95		95		dB	
I_{DD} Supply current	$V_O = 1\text{ V}, V_{IC} = 1\text{ V}$, No load		1.3		2.7		μA	

- NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.
 6. At $V_{DD} = 5\text{ V}$, $V_O = 0.25\text{ V}$ to 2 V ; at $V_{DD} = 3\text{ V}$, $V_O = 0.5\text{ V}$ to 1.5 V .

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE	
V_{IO}	Input offset voltage	Distribution	1 – 4
α_{VIO}	Input offset voltage temperature coefficient	Distribution	5 – 8
I_{IB}	Input bias current	vs Free-air temperature	9
I_{IO}	Input offset current	vs Free-air temperature	9
V_{IC}	Common-mode input voltage	vs Supply voltage	10
V_{OH}	High-level output voltage	vs High-level output current	11
		vs Supply voltage	12
		vs Free-air temperature	13
V_{OL}	Low-level output voltage	vs Common-mode input voltage	14
		vs Free-air temperature	15, 16
		vs Differential input voltage	17
		vs Low-level output current	18
A_{VD}	Large-signal differential voltage amplification	vs Supply voltage	19
		vs Free-air temperature	20, 21
		vs Frequency	22, 23
I_{DD}	Supply current	vs Supply voltage	24
		vs Free-air temperature	25
SR	Slew rate	vs Supply voltage	26
		vs Free-air temperature	27
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	28
B_1	Unity-gain bandwidth	vs Supply voltage	29
		vs Free-air temperature	30
ϕ_m	Phase margin	vs Supply voltage	31
		vs Free-air temperature	32
		vs Load capacitance	33
	Phase shift	vs Frequency	22, 23
V_n	Equivalent input noise voltage	vs Frequency	34

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2342
 INPUT OFFSET VOLTAGE




Figure 1

DISTRIBUTION OF TLV2342
 INPUT OFFSET VOLTAGE




Figure 2

DISTRIBUTION OF TLV2344
 INPUT OFFSET VOLTAGE




Figure 3

DISTRIBUTION OF TLV2344
 INPUT OFFSET VOLTAGE




Figure 4

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

**DISTRIBUTION OF TLV2342
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 5

**DISTRIBUTION OF TLV2342
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 6

**DISTRIBUTION OF TLV2344
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**




Figure 7

**DISTRIBUTION OF TLV2344
 INPUT OFFSET VOLTAGE
 TEMPERATURE COEFFICIENT**





Figure 8

TYPICAL CHARACTERISTICS



NOTE: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

Figure 9




Figure 10




Figure 11




Figure 12

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 13

LOW-LEVEL OUTPUT VOLTAGE
 vs
 COMMON-MODE INPUT VOLTAGE




Figure 14

LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 15

LOW-LEVEL OUTPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 16

TYPICAL CHARACTERISTICS




Figure 17




Figure 18




Figure 19




Figure 20

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

TLV2344
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE




Figure 21

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE MARGIN
vs
FREQUENCY




Figure 22



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE MARGIN
 vs
 FREQUENCY




Figure 23

SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE




Figure 24

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE




Figure 25

SLEW RATE
vs
SUPPLY VOLTAGE




Figure 26

SLEW RATE
vs
FREE-AIR TEMPERATURE




Figure 27

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 28



TYPICAL CHARACTERISTICS

UNITY-GAIN BANDWIDTH
 vs
 SUPPLY VOLTAGE




Figure 29

UNITY-GAIN BANDWIDTH
 vs
 FREE-AIR TEMPERATURE




Figure 30

PHASE MARGIN
 vs
 SUPPLY VOLTAGE




Figure 31

PHASE MARGIN
 vs
 FREE-AIR TEMPERATURE




Figure 32

TLV2342, TLV2342Y, TLV2344, TLV2344Y
LinCMOS™ LOW-VOLTAGE HIGH-SPEED
OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

TYPICAL CHARACTERISTICS




Figure 33




Figure 34

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV234x is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 35. Unity-Gain Amplifier




Figure 36. Noise-Test Circuit




Figure 37. Gain-of-100 Inverting Amplifier

TLV2342, TLV2342Y, TLV2344, TLV2344Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV234x operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 38). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 38. Isolation Metal Around Device Inputs
(N or P package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is

PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 35. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 39). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 39. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV234x performs well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426 (see Figure 40).




Figure 40. Inverting Amplifier With Voltage Reference

TLV2342, TLV2342Y, TLV2344, TLV2344Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

APPLICATION INFORMATION

single-supply operation (continued)

The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$ while consuming very little power and is suitable for supply voltages of greater than 4 V.

The TLV234x works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 41); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.




Figure 41. Common Versus Separate Supply Rails

input characteristics

The TLV234x is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^\circ\text{C}$ and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV234x very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically $0.1 \mu\text{V}/\text{month}$, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV234x is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance.

APPLICATION INFORMATION

input characteristics (continued)

It is good practice to include guard rings around inputs (similar to those of Figure 38 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 42).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.




Figure 42. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLV234x results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 kΩ, since bipolar devices exhibit greater noise currents.

feedback

Operational amplifiers circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.




Figure 43. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV234x incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-PRF-38535, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

TLV2342, TLV2342Y, TLV2344, TLV2344Y LinCMOS™ LOW-VOLTAGE HIGH-SPEED OPERATIONAL AMPLIFIERS

SLOS194 – FEBRUARY 1997

APPLICATION INFORMATION

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV234x inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors ($0.1\ \mu\text{F}$ typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV234x is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV234x possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (R_P) connected from the output to the positive supply rail (see Figure 44). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately $60\ \Omega$ and $180\ \Omega$, depending on how hard the operational amplifier input is driven. With very low values of R_P , a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 44. Resistive Pullup to Increase V_{OH}





Figure 45. Test Circuit for Output Characteristics


All operating characteristics of the TLV234x are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 45 and Figure 46). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.

TYPICAL APPLICATION DATA


output characteristics (continued)



(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$



(b) $C_L = 130 \text{ pF}$, $R_L = \text{NO LOAD}$



(c) $C_L = 150 \text{ pF}$, $R_L = \text{NO LOAD}$

Figure 46. Effect of Capacitive Loads



TLV2361, TLV2361Y, TLV2362, TLV2362Y HIGH-PERFORMANCE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

- **Low Supply Voltage Operation**
 $V_{CC} = \pm 1 \text{ V Min}$
- **Wide Bandwidth**
7 MHz Typ at $V_{CC\pm} = 2.5 \text{ V}$
- **High Slew Rate**
3 V/ μsec Typ at $V_{CC\pm} = \pm 2.5 \text{ V}$
- **Wide Output Voltage Swing**
 $\pm 2.4 \text{ V Typ at } V_{CC\pm} = \pm 2.5 \text{ V, } R_L = 10 \text{ k}\Omega$
- **Low Noise . . . 8 nV/ $\sqrt{\text{Hz}}$ Typ at $f = 1 \text{ kHz}$**
- **Available in SOT-23 (TLV2361) and TSSOP (TLV2362) Packages**

description

The TLV236x is a high-performance dual operational amplifier built using an original Texas Instruments bipolar process. This device can be operated at a very low supply voltage ($\pm 1 \text{ V}$), while maintaining a wide output swing. The TLV236x offers a dramatically improved dynamic range of signal conditioning in low-voltage systems. The TLV236x provides higher performance than other general-purpose operational amplifiers by combining higher unity-gain bandwidth and faster slew rate. With its low distortion and low noise performance, this device is well suited for audio applications. The TLV2361 is available in the very small SOT-23 package to reduce board space requirements. The TLV2362 is available in the thin-shrink small-outline package (TSSOP) to reduce board space requirements.



TLV2361 AVAILABLE OPTIONS

T _A	PACKAGED DEVICES		SYMBOL	CHIP FORM‡ (Y)
	SOT-23 (DBV)†			
0°C to 70°C	TLV2361CDBV		VAAC	TLV2361Y
-40°C to 85°C	TLV2361IDBV		VAAI	

† The DBV packages are only available taped and reeled.

‡ Chip forms are specified for operation at 25°C only.

TLV2362 AVAILABLE OPTIONS

T _A	PACKAGED DEVICES			CHIP FORM§ (Y)
	SMALL OUTLINE† (D)	PLASTIC DIP (P)	TSSOP‡ (PW)	
-20°C to 85°C	TLV2362ID	TLV2362IP	TLV2362IPWLE	TLV2362Y

† The D packages are available taped and reeled. Add an R to the package suffix (e.g., TLV2362IDR).


‡ The PW packages are only available left-ended taped and reeled, (e.g., TLV2362IPWLE).

§ Chip forms are specified for operation at 25°C only.

TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 - FEBRUARY 1997

equivalent schematic (each amplifier)




ACTUAL DEVICE COMPONENT COUNT		
COMPONENT	TLV2361	TLV2362
Transistors	30	46
Resistors	6	11
Diodes	1	1
Capacitors	2	4
JFET	1	1

TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 - FEBRUARY 1997

TLV2361Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2361. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.




TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2362Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2362. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV2361, TLV2361Y, TLV2362, TLV2362Y HIGH-PERFORMANCE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	3.5 V
Supply voltage, V_{CC-} (see Note 1)	–3.5 V
Differential input voltage, V_{ID} (see Note 2)	± 3.5 V
Input voltage, V_I (any input) (see Notes 1 and 3)	$V_{CC\pm}$
Output voltage, V_O	± 3.5 V
Output current, I_O	20 mA
Duration of short-circuit current at (or below) 25°C (output shorted to GND)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	–40°C to 85°C
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. All input voltage values must not exceed V_{CC-} .

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A \leq 85^\circ\text{C}$	$T_A \leq 85^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
DBV	150 mW	1.2 mW/°C	96 mW	78 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW

recommended operating conditions

	C SUFFIX		I SUFFIX		UNIT
	MIN	MAX	MIN	MAX	
Supply voltage, V_{CC}	± 1	± 2.5	± 1	± 2.5	V
Operating free-air temperature, T_A	0	70	–40	85	°C



TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2361C electrical characteristics, $V_{CC\pm} = \pm 1.5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLV2361C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0, V_{IC} = 0$	25°C	1	6	mV	
		0°C to 70°C		7.5		
I_{IO} Input offset current	$V_O = 0, V_{IC} = 0$	25°C	5	100	nA	
		0°C to 70°C		150		
I_{IB} Input bias current	$V_O = 0, V_{IC} = 0$	25°C	20	150	nA	
		0°C to 70°C		250		
V_{IC} Common-mode input voltage	$ V_{IO} \leq 7.5$ mV	25°C	±0.5		V	
		0°C to 70°C	±0.5			
V_{OM+} Maximum positive-peak output voltage	$R_L = 10$ kΩ	25°C	1.2	1.4	V	
	$R_L \geq 10$ kΩ	0°C to 70°C	1.2			
V_{OM-} Maximum negative-peak output voltage	$R_L = 10$ kΩ	25°C	-1.2	-1.4	V	
	$R_L \geq 10$ kΩ	0°C to 70°C	-1.2			
I_{CC} Supply current (package)	$V_O = 0, \text{No load}$	25°C	1.4	2.25	mA	
		0°C to 70°C		2.75		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1$ V, $R_L = 10$ kΩ	25°C	60	80	dB	
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5$ V	25°C	75		dB	
kSVR Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5$ V to ± 2.5 V	25°C	80		dB	

TLV2361C operating characteristics, $V_{CC\pm} = \pm 1.5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2361C			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1, V_I = \pm 0.5$ V		2.5		V/μs
B_1 Unity-gain bandwidth	$A_V = 40, R_L = 10$ kΩ, $C_L = 100$ pF		6		MHz
V_n Equivalent input noise voltage	$R_S = 100$ Ω, $R_F = 10$ kΩ, $f = 1$ kHz		9		nV/√Hz



TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2361C electrical characteristics, $V_{CC\pm} = \pm 2.5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLV2361C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0, V_{IC} = 0$	25°C		1	6	mV
		0°C to 70°C			7.5	
I_{IO} Input offset current	$V_O = 0, V_{IC} = 0$	25°C		5	100	nA
		0°C to 70°C			150	
I_{IB} Input bias current	$V_O = 0, V_{IC} = 0$	25°C		20	150	nA
		0°C to 70°C			250	
V_{IC} Common-mode input voltage	$ V_{IO} \leq 7.5$ mV	25°C	± 1.5		V	
		0°C to 70°C	± 1.4			
V_{OM+} Maximum positive-peak output voltage	$R_L = 10$ k Ω	25°C	2	2.4	V	
	$R_L \geq 10$ k Ω	0°C to 70°C	2			
V_{OM-} Maximum negative-peak output voltage	$R_L = 10$ k Ω	25°C	-2	-2.4	V	
	$R_L \geq 10$ k Ω	0°C to 70°C	-2			
I_{CC} Supply current (package)	$V_O = 0, \text{ No load}$	25°C	1.75	2.5	mA	
		0°C to 70°C	3			
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1$ V, $R_L = 10$ k Ω	25°C	60	80	dB	
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5$ V	25°C	85		dB	
kSVR Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5$ V to ± 2.5 V	25°C	80		dB	

TLV2361C operating characteristics, $V_{CC\pm} = \pm 2.5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2361C			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1, V_I = \pm 0.5$ V		3		V/ μ s
B_1 Unity-gain bandwidth	$A_V = 40, R_L = 10$ k $\Omega, C_L = 100$ pF		7		MHz
V_n Equivalent input noise voltage	$R_S = 100$ $\Omega, R_F = 10$ k $\Omega, f = 1$ kHz		8		nV/ $\sqrt{\text{Hz}}$
THD + N Total harmonic distortion plus noise	$A_V = 1, f = 3$ kHz, $V_O = \pm 1.2$ V, $R_L = 10$ k Ω		0.004%		

TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2361I electrical characteristics, $V_{CC\pm} = \pm 1.5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	TLV2361I			UNIT
			MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 0, V _{IC} = 0	25°C		1	6	mV
		-40°C to 85°C			7.5	
I _{IO} Input offset current	V _O = 0, V _{IC} = 0	25°C		5	100	nA
		-40°C to 85°C			150	
I _{IB} Input bias current	V _O = 0, V _{IC} = 0	25°C		20	150	nA
		-40°C to 85°C			250	
V _{IC} Common-mode input voltage	V _{IO} ≤ 7.5 mV	25°C	±0.5		V	
		-40°C to 85°C	±0.5			
V _{OM+} Maximum positive-peak output voltage	R _L = 10 kΩ	25°C	1.2	1.4	V	
	R _L ≥ 10 kΩ	-40°C to 85°C	1.2			
V _{OM-} Maximum negative-peak output voltage	R _L = 10 kΩ	25°C	-1.2	-1.4	V	
	R _L ≥ 10 kΩ	-40°C to 85°C	-1.2			
I _{CC} Supply current (package)	V _O = 0, No load	25°C		1.4	2.25	mA
		-40°C to 85°C			2.75	
A _{VD} Large-signal differential voltage amplification	V _O = ± 1 V, R _L = 10 kΩ	25°C	60	80	dB	
CMRR Common-mode rejection ratio	V _{IC} = ± 0.5 V	25°C	75		dB	
kSVR Supply-voltage rejection ratio	V _{CC±} = ± 1.5 V to ± 2.5 V	25°C	80		dB	

TLV2361I operating characteristics, $V_{CC\pm} = \pm 1.5$ V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2361I			UNIT
		MIN	TYP	MAX	
SR Slew rate	A _V = 1, V _I = ±0.5 V		2.5		V/μs
B ₁ Unity-gain bandwidth	A _V = 40, R _L = 10 kΩ, C _L = 100 pF		6		MHz
V _n Equivalent input noise voltage	R _S = 100 Ω, R _F = 10 kΩ, f = 1 kHz		9		nV/√Hz



TEXAS
INSTRUMENTS

TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2361I electrical characteristics, $V_{CC\pm} = \pm 2.5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLV2361I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0, V_{IC} = 0$	25°C		1	6	mV
		-40°C to 85°C			7.5	
I_{IO} Input offset current	$V_O = 0, V_{IC} = 0$	25°C		5	100	nA
		-40°C to 85°C			150	
I_{IB} Input bias current	$V_O = 0, V_{IC} = 0$	25°C		20	150	nA
		-40°C to 85°C			250	
V_{IC} Common-mode input voltage	$ V_{IO} \leq 7.5$ mV	25°C		± 1.5		V
		-40°C to 85°C		± 1.4		
V_{OM+} Maximum positive-peak output voltage	$R_L = 10$ k Ω	25°C		2	2.4	V
	$R_L \geq 10$ k Ω	-40°C to 85°C		2		
V_{OM-} Maximum negative-peak output voltage	$R_L = 10$ k Ω	25°C		-2	-2.4	V
	$R_L \geq 10$ k Ω	-40°C to 85°C		-2		
I_{CC} Supply current (package)	$V_O = 0, \text{ No load}$	25°C		1.75	2.5	mA
		-40°C to 85°C			3	
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1$ V, $R_L = 10$ k Ω	25°C		60	80	dB
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5$ V	25°C		85		dB
kSVR Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5$ V to ± 2.5 V	25°C		80		dB

TLV2361I operating characteristics, $V_{CC\pm} = \pm 2.5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2361I			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1, V_I = \pm 0.5$ V		3		V/ μ s
B_1 Unity-gain bandwidth	$A_V = 40, R_L = 10$ k $\Omega, C_L = 100$ pF		7		MHz
V_n Equivalent input noise voltage	$R_S = 100$ $\Omega, R_F = 10$ k $\Omega, f = 1$ kHz		8		nV/ $\sqrt{\text{Hz}}$



TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2361Y electrical characteristics, $V_{CC\pm} = \pm 1.5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2361Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$, $V_{IC} = 0$		1		mV
I_{IO} Input offset current	$V_O = 0$, $V_{IC} = 0$		5		nA
I_{IB} Input bias current	$V_O = 0$, $V_{IC} = 0$		20		nA
V_{OM+} Maximum positive-peak output voltage	$R_L = 10\text{ k}\Omega$		1.4		V
V_{OM-} Maximum negative-peak output voltage	$R_L = 10\text{ k}\Omega$		-1.4		
I_{CC} Supply current	$V_O = 0$, No load		1.4		mA
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1\text{ V}$, $R_L = 10\text{ k}\Omega$		80		dB
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5\text{ V}$ $V_{IC} = \pm 0.5\text{ V}$		75		dB
k_{SVR} Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5\text{ V}$ to $\pm 2.5\text{ V}$		80		dB

TLV2361Y operating characteristics, $V_{CC\pm} = \pm 1.5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2361Y			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1$, $V_I = \pm 0.5\text{ V}$		2.5		V/ μs
B_1 Unity-gain bandwidth	$A_V = 40$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$		6		MHz
V_n Equivalent input noise voltage	$R_S = 100\ \Omega$, $R_F = 10\text{ k}\Omega$, $f = 1\text{ kHz}$		9		nV/ $\sqrt{\text{Hz}}$

TLV2361Y electrical characteristics, $V_{CC\pm} = \pm 2.5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2361Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$, $V_{IC} = 0$		1		mV
I_{IO} Input offset current	$V_O = 0$, $V_{IC} = 0$		5		nA
I_{IB} Input bias current	$V_O = 0$, $V_{IC} = 0$		20		nA
V_{OM+} Maximum positive-peak output voltage	$R_L = 10\text{ k}\Omega$		2.4		V
V_{OM-} Maximum negative-peak output voltage	$R_L = 10\text{ k}\Omega$		-2.4		
I_{CC} Supply current	$V_O = 0$, No load		1.75		mA
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1\text{ V}$, $R_L = 10\text{ k}\Omega$		80		dB
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5\text{ V}$ $V_{IC} = \pm 0.5\text{ V}$		85		dB
k_{SVR} Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5\text{ V}$ to $\pm 2.5\text{ V}$		80		dB

TLV2361Y operating characteristics, $V_{CC\pm} = \pm 2.5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2361Y			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1$, $V_I = \pm 0.5\text{ V}$		3		V/ μs
B_1 Unity-gain bandwidth	$A_V = 40$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$		7		MHz
V_n Equivalent input noise voltage	$R_S = 100\ \Omega$, $R_F = 10\text{ k}\Omega$, $f = 1\text{ kHz}$		8		nV/ $\sqrt{\text{Hz}}$



TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2362I electrical characteristics, $V_{CC\pm} = \pm 1.5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLV2362I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0, V_{IC} = 0$	25°C		1	6	mV
		-20°C to 85°C			7.5	
I_{IO} Input offset current	$V_O = 0, V_{IC} = 0$	25°C		5	100	nA
		-20°C to 85°C			150	
I_{IB} Input bias current	$V_O = 0, V_{IC} = 0$	25°C		20	150	nA
		-20°C to 85°C			250	
V_{ICR} Common-mode input voltage	$ V_{IO} \leq 7.5$ mV	25°C		± 0.5		V
		-20°C to 85°C		+0.5		
V_{OM+} Maximum positive-peak output voltage	$R_L = 10$ k Ω	25°C		1.2	1.4	V
	$R_L \geq 10$ k Ω	-20°C to 85°C		1.2		
V_{OM-} Maximum negative-peak output voltage	$R_L = 10$ k Ω	25°C		-1.2	-1.4	V
	$R_L \geq 10$ k Ω	-20°C to 85°C		-1.2		
I_{CC} Supply current (both amplifiers)	$V_O = 0, \text{ No load}$	25°C		2.8	4.5	mA
		-20°C to 85°C			5.5	
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1$ V, $R_L = 10$ k Ω	25°C		55		dB
$CMRR$ Common-mode rejection ratio	$V_{IC} = \pm 0.5$ V	25°C		75		dB
$KSVR$ Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5$ V to ± 2.5 V	25°C		80		dB

TLV2362I operating characteristics, $V_{CC\pm} = \pm 1.5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2362I			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1, V_I = \pm 0.5$ V		2.5		V/ μ s
B_1 Unity-gain bandwidth	$A_V = 40, R_L = 10$ k $\Omega, C_L = 100$ pF		6		MHz
V_n Equivalent input noise voltage	$R_S = 20$ $\Omega, R_F = 10$ k $\Omega, f = 1$ kHz		9		nV/ $\sqrt{\text{Hz}}$

TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2362I electrical characteristics, $V_{CC\pm} = \pm 2.5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLV2362I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0, V_{IC} = 0$	25°C		1	6	mV
		-20°C to 85°C			7.5	
I_{IO} Input offset current	$V_O = 0, V_{IC} = 0$	25°C		5	100	nA
		-20°C to 85°C			150	
I_{IB} Input bias current	$V_O = 0, V_{IC} = 0$	25°C		20	150	nA
		-20°C to 85°C			250	
V_{ICR} Common-mode input voltage	$ V_{IO} \leq 3.75$ mV	25°C		± 1.5		V
		-20°C to 85°C		± 1.4		
V_{OM+} Maximum positive-peak output voltage	$R_L = 10$ k Ω	25°C		2	2.4	V
	$R_L \geq 10$ k Ω	-20°C to 85°C		2		
V_{OM-} Maximum negative-peak output voltage	$R_L = 10$ k Ω	25°C		-2	-2.4	V
	$R_L \geq 10$ k Ω	-20°C to 85°C		-2		
I_{CC} Supply current (both amplifiers)	$V_O = 0, \text{ No load}$	25°C		3.5	5	mA
		-20°C to 85°C			6	
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1$ V, $R_L = 10$ k Ω	25°C		60		dB
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5$ V	25°C		85		dB
k_{SVR} Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5$ V to ± 2.5 V	25°C		80		dB

TLV2362I operating characteristics, $V_{CC\pm} = \pm 2.5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2362I			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1, V_I = \pm 0.5$ V		3		V/ μ s
B_1 Unity-gain bandwidth	$A_V = 40, R_L = 10$ k $\Omega, C_L = 100$ pF		7		MHz
V_n Equivalent input noise voltage	$R_S = 20$ $\Omega, R_F = 2$ k $\Omega, f = 1$ kHz		8		nV/ $\sqrt{\text{Hz}}$

TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TLV2362Y electrical characteristics, $V_{CC\pm} = \pm 1.5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2362Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$, $V_{IC} = 0$		1		mV
I_{IO} Input offset current	$V_O = 0$, $V_{IC} = 0$		5		nA
I_{IB} Input bias current	$V_O = 0$, $V_{IC} = 0$		20		nA
V_{OM+} Maximum positive-peak output voltage	$R_L = 10\text{ k}\Omega$		1.4		V
V_{OM-} Maximum negative-peak output voltage	$R_L = 10\text{ k}\Omega$		-1.4		
I_{CC} Supply current (both amplifiers)	$V_O = 0$, No load		2.8		mA
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1\text{ V}$, $R_L = 10\text{ k}\Omega$		55		dB
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5\text{ V}$		75		dB
kSVR Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5\text{ V to } \pm 2.5\text{ V}$		80		dB

TLV2362Y operating characteristics, $V_{CC\pm} = \pm 1.5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2362Y			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1$, $V_I = \pm 0.5\text{ V}$		2.5		V/ μs
B_1 Unity-gain bandwidth	$A_V = 40$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$		6		MHz
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, $R_F = 2\text{ k}\Omega$, $f = 1\text{ kHz}$		9		nV/ $\sqrt{\text{Hz}}$

TLV2362Y electrical characteristics, $V_{CC\pm} = \pm 2.5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2362Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$, $V_{IC} = 0$		1		mV
I_{IO} Input offset current	$V_O = 0$, $V_{IC} = 0$		5		nA
I_{IB} Input bias current	$V_O = 0$, $V_{IC} = 0$		20		nA
V_{OM+} Maximum positive-peak output voltage	$R_L = 10\text{ k}\Omega$		2.4		V
V_{OM-} Maximum negative-peak output voltage	$R_L = 10\text{ k}\Omega$		-2.4		
I_{CC} Supply current (both amplifiers)	$V_O = 0$, No load		3.5		mA
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 1\text{ V}$, $R_L = 10\text{ k}\Omega$		60		dB
CMRR Common-mode rejection ratio	$V_{IC} = \pm 0.5\text{ V}$		85		dB
kSVR Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5\text{ V to } \pm 2.5\text{ V}$		80		dB

TLV2362Y operating characteristics, $V_{CC\pm} = \pm 2.5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2362Y			UNIT
		MIN	TYP	MAX	
SR Slew rate	$A_V = 1$, $V_I = \pm 0.5\text{ V}$		3		V/ μs
B_1 Unity-gain bandwidth	$A_V = 40$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$		7		MHz
V_n Equivalent input noise voltage	$R_S = 20\ \Omega$, $R_F = 2\text{ k}\Omega$, $f = 1\text{ kHz}$		8		nV/ $\sqrt{\text{Hz}}$



TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS





SLOS195 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
I_{CC}	Supply current	vs Free-air temperature	1
		vs Supply voltage	2
V_{OM+}	Maximum positive output voltage	vs Output current	3
V_{OM-}	Maximum negative output voltage	vs Output current	4
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	5
V_n	Equivalent input noise voltage	vs Frequency	6
		vs Frequency	7
THD	Total harmonic distortion	vs Frequency	7
		vs Output voltage	8

TYPICAL CHARACTERISTICS



TLV2361, TLV2361Y, TLV2362, TLV2362Y
HIGH-PERFORMANCE LOW-VOLTAGE
OPERATIONAL AMPLIFIERS

SLOS195 – FEBRUARY 1997

TYPICAL CHARACTERISTICS

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY




Figure 5

EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY




Figure 6

TOTAL HARMONIC DISTORTION
vs
FREQUENCY




Figure 7

TOTAL HARMONIC DISTORTION
vs
OUTPUT VOLTAGE




Figure 8




TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

- Output Swing Includes Both Supply Rails
- Extended Common-Mode Input Voltage Range . . . 0 V to 4.5 V (Min) with 5-V Single Supply
- Low Noise . . . 18 nV/√Hz Typ at f = 1 kHz
- Low Input Offset Voltage
950 μV Max at T_A = 25°C (TLV2432A)
- Low Input Bias Current . . . 1 pA Typ
- Very Low Supply Current . . . 125 μA Per Channel Max
- 600-Ω Output Drive
- Macromodel Included

description

The TLV2432 and TLV2432A are dual low-voltage operational amplifier from Texas Instruments. The common-mode input voltage range for this device has been extended over the typical standard CMOS amplifiers making it available for a wider range of applications. In addition, the device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. This family is fully characterized at 3-V and 5-V supplies and is optimized for low-voltage operation. The TLV2432 only requires 100 μA (typ) of supply current per channel, making it ideal for battery-powered applications. The TLV2432 also has increased output drive over previous rail-to-rail operational amplifiers and can drive 600-Ω loads for telecom applications.



AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES					CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	TSSOP (PW)	CERAMIC FLAT PACK (U)	
0°C to 70°C	2.5 mV	TLV2432CD	—	—	TLV2432CPWLE	—	TLV2432Y
-40°C to 85°C	950 μV 2.5 mV	TLV2432AID	—	—	TLV2432AIPWLE	—	
		TLV2432ID	—	—	—	—	
-55°C to 125°C	950 μV 2.5 mV	—	TLV2432AMFK	TLV2432AMJG	—	TLV2432AMU	—
		—	TLV2432MFK	TLV2432MJG	—	TLV2432MU	

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLV2432CDR). The PW package is available only left-end taped and reeled. Chips are tested at 25°C.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






Copyright © 1997, Texas Instruments Incorporated

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997


description (continued)

The TLV2432, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels and low-voltage operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single- or split-supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLV2432A is available and has a maximum input offset voltage of 950 μ V.

If the design requires single operational amplifiers, see the TI TLV2211/21/31. This is a family of rail-to-rail output operational amplifiers in the SOT-23 package. Their small size and low power consumption, make them ideal for high density, battery-powered equipment.




NC – No internal connection



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997


TLV2432Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2432C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLV2432, TLV2432A, TLV2432Y
 Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
 WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS168A - NOVEMBER 1998 - REVISED FEBRUARY 1997

equivalent schematic (each amplifier)



COMPONENT COUNT	
Transistors	69
Diodes	5
Resistors	26
Capacitors	6

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	12 V
Differential input voltage, V_{ID} (see Note 2)	$\pm V_{DD}$
Input voltage, V_I (any input, see Note 1): C and I suffix	-0.3 V to V_{DD}
Input current, I_I (each input)	± 5 mA
Output current, I_O	± 50 mA
Total current into V_{DD+}	± 50 mA
Total current out of V_{DD-}	± 50 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 85°C
M suffix	-55°C to 125°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{DD+} and V_{DD-} .
2. Differential voltages are at $IN+$ with respect to $IN-$. Excessive current flows if input is brought below $V_{DD-} - 0.3$ V.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW
U	675 mW	5.4 mW/°C	432 mW	350 mW	135 mW

recommended operating conditions

	C SUFFIX		I SUFFIX		M SUFFIX		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{DD\pm}$	2.7	10	2.7	10	2.7	10	V
Input voltage range, V_I	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Common-mode input voltage, V_{IC}	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.3$	V
Operating free-air temperature, T_A	0	70	-40	85	-55	125	°C



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2432C			UNIT	
			MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = 0, V_{O} = 0, V_{DD} \pm = \pm 2.5\text{ V}, R_S = 50\ \Omega$	25°C	300		2000	μV	
		Full range	2500				
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C	2			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)		25°C	0.003			$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C	0.5			pA	
		Full range	150				
I_{IB} Input bias current		25°C	1			pA	
		Full range	150				
V_{ICR} Common-mode input voltage range		$ V_{IO} \leq 5\text{ mV}, R_S = 50\ \Omega$	25°C	0 to 2.5	-0.25 to 2.75		V
			Full range	0 to 2.2			
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	25°C	2.98		V		
	$I_{OH} = -3\text{ mA}$	25°C	2.5				
		Full range	2.25				
V_{OL} Low-level output voltage	$V_{IC} = 0, I_{OL} = 100\ \mu\text{A}$	25°C	0.02		V		
	$V_{IC} = 0, I_{OL} = 3\text{ mA}$	25°C	0.83				
		Full range	1				
			25°C	1.5		2.5	
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}, V_{O} = 1\text{ V to } 2\text{ V}$	$R_L = 2\text{ k}\Omega^\ddagger$	2.5		V/mV		
		Full range	1				
			$R_L = 1\text{ M}\Omega^\ddagger$	750			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}		Ω		
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}		Ω		
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8		pF		
Z_O Closed-loop output impedance	$f = 100\text{ kHz}, A_V = 10$	25°C	130		Ω		
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 2.5\text{ V}, V_{O} = 1.5\text{ V}, R_S = 50\ \Omega$	25°C	70	83	dB		
		Full range	70				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to } 8\text{ V}, V_{IC} = V_{DD}/2, \text{ No load}$	25°C	80	95	dB		
		Full range	80				
I_{DD} Supply current	$V_{O} = 1.5\text{ V}, \text{ No load}$	25°C	195	250	μA		
		Full range	250				

† Full range is 0°C to 70°C.

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2432I			TLV2432AI			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage		25°C	300 2000			300 950			μV	
		Full range	2500			1500				
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C	2			2			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0,$ $V_O = 0,$	$V_{DD} \pm \pm 2.5\text{ V},$ $R_S = 50\ \Omega$	25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA	
		Full range	150			150				
I_{IB} Input bias current		25°C	1			1			pA	
		Full range	150			150				
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV},$	$R_S = 50\ \Omega$	25°C	0 to 2.5	-0.25 to 2.75	0 to 2.5	-0.25 to 2.75	V		
			Full range	0 to 2.2		0 to 2.2				
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	25°C	2.98			2.98			V	
		25°C	2.5			2.5				
		Full range	2.25			2.25				
V_{OL} Low-level output voltage	$V_{IC} = 0,$ $I_{OL} = 100\ \mu\text{A}$	25°C	0.02			0.02			V	
		25°C	0.83			0.83				
		Full range	1			1				
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V},$ $V_O = 1\text{ V to }2\text{ V}$	$R_L = 2\text{ k}\Omega^\ddagger$ $R_L = 1\text{ M}\Omega^\ddagger$	25°C	1.5	2.5	1.5	2.5	V/mV		
			Full range	1			1			
			25°C	750			750			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}			10^{12}			Ω	
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}			10^{12}			Ω	
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8			8			pF	
Z_o Closed-loop output impedance	$f = 100\text{ kHz},$ $A_V = 10$	25°C	130			130			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.5\text{ V},$ $V_O = 1.5\text{ V},$ $R_S = 50\ \Omega$	25°C	70	83	70	83	dB			
		Full range	70			70				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V},$ $V_{IC} = V_{DD}/2,$ No load	25°C	80	95	80	95	dB			
		Full range	80			80				
I_{DD} Supply current	$V_O = 1.5\text{ V},$ No load	25°C	195 250			195 250			μA	
		Full range	250			250				

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2432C, TLV2432I TLV2432AI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1.5\text{ V to }3.5\text{ V}$, $R_L = 2\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.15	0.25		V/ μs
		Full range	0.1			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C		120		nV/ $\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$	25°C		22		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C		2.7		μV
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C		4		
I_n Equivalent input noise current		25°C		0.6		fA/ $\sqrt{\text{Hz}}$
THD + N Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V}$, $f = 1\text{ kHz}$, $R_L = 2\text{ k}\Omega$ ‡	25°C	$A_V = 1$	0.065%		
			$A_V = 10$	0.5%		
Gain-bandwidth product	$f = 10\text{ kHz}$, $C_L = 100\text{ pF}$ ‡	$R_L = 2\text{ k}\Omega$ ‡,	25°C	0.5		MHz
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $R_L = 2\text{ k}\Omega$ ‡,	$A_V = 1$, $C_L = 100\text{ pF}$ ‡	25°C	220		kHz
t_s Settling time	$A_V = -1$, Step = 0.5 V to 2.5 V, $R_L = 2\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	To 0.1%	25°C	6.4		μs
		To 0.01%		14.1		
ϕ_m Phase margin at unity gain	$R_L = 2\text{ k}\Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	62°			
		25°C	11		dB	

† Full range for the C version is 0°C to 70°C. Full range for the I version is -40°C to 85°C.

‡ Referenced to 2.5 V



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2432M			TLV2432AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_{O} = 0, V_{DD} \pm \pm 2.5\text{ V}, R_S = 50\ \Omega$	25°C	300		2000	300		950	μV
		Full range	2500			2000			
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C	2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.003			0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current	25°C	1			1			pA	
	Full range	300			300				
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}, R_S = 50\ \Omega$	25°C	0 to 2.5	-0.25 to 2.75	0 to 2.5	-0.25 to 2.75	V		
		Full range	0 to 2.2		0 to 2.2				
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -3\text{ mA}$	25°C	2.98			2.98			V
		25°C	2.5			2.5			
		Full range	2.25			2.25			
V_{OL} Low-level output voltage	$V_{IC} = 0, I_{OL} = 100\ \mu\text{A}$ $V_{IC} = 0, I_{OL} = 3\text{ mA}$	25°C	0.02			0.02			V
		25°C	0.83			0.83			
		Full range	1			1			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}, V_{O} = 1\text{ V to }2\text{ V}$ $R_L = 2\text{ k}\Omega^\ddagger$ $R_L = 1\text{ M}\Omega^\ddagger$	25°C	1.5	2.5	1.5	2.5	V/mV		
		Full range	0.5			0.5			
		25°C	750			750			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}			10^{12}		Ω	
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}			10^{12}		Ω	
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8			8		pF	
z_o Closed-loop output impedance	$f = 100\text{ kHz}, A_V = 10$	25°C	130			130		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.5\text{ V}, V_{O} = 1.5\text{ V}, R_S = 50\ \Omega$	25°C	70	83	70	83	dB		
		Full range	70			70			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}, V_{IC} = V_{DD}/2, \text{ No load}$	25°C	80	95	80	95	dB		
		Full range	80			80			
I_{DD} Supply current	$V_{O} = 1.5\text{ V}, \text{ No load}$	25°C	195	250	195	250	μA		
		Full range	260			260			

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2432M TLV2432AM			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1.5\text{ V to }3.5\text{ V}, R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	0.15	0.25	V/ μs	
		Full range	0.1			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C	120		nV/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	25°C	22			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C	2.7		μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	4			
I_n Equivalent input noise current		25°C	0.6		fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V}, f = 1\text{ kHz}, R_L = 2\text{ k}\Omega^\ddagger$	$A_V = 1$	0.065%			
		$A_V = 10$	0.5%			
Gain-bandwidth product	$f = 10\text{ kHz}, C_L = 100\text{ pF}^\ddagger, R_L = 2\text{ k}\Omega^\ddagger$	25°C	0.5		MHz	
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}, R_L = 2\text{ k}\Omega^\ddagger, A_V = 1, C_L = 100\text{ pF}^\ddagger$	25°C	220		kHz	
t_s Settling time	$A_V = -1, \text{ Step} = 0.5\text{ V to }2.5\text{ V}, R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	To 0.1%	6.4		μs	
		To 0.01%	14.1			
ϕ_m Phase margin at unity gain Gain margin	$R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	62°		dB	
		25°C	11			

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2432C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_{O} = 0, V_{DD} \pm = \pm 2.5\text{ V}, R_S = 50\ \Omega$	25°C		300	2000	μV
		Full range		2500		
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C		2		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.003		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.5		pA
		Full range		150		
I_{IB} Input bias current		25°C		1		pA
		Full range		150		
V_{ICR} Common-mode input voltage range		$ V_{IO} \leq 5\text{ mV}, R_S = 50\ \Omega$	25°C	0 to 4.5	-0.25 to 4.75	V
			Full range	0 to 4.2		
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	25°C	4.97		V	
		25°C	4	4.35		
		Full range	4			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}, I_{OL} = 100\ \mu\text{A}$	25°C	0.01		V	
		25°C	0.8			
	Full range	1.25				
		25°C	2.5	3.8		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}, V_{O} = 1\text{ V to } 4\text{ V}$	$R_L = 2\text{ k}\Omega^\ddagger$			V/mV	
		Full range	1.5			
		$R_L = 1\text{ M}\Omega^\ddagger$	950			
$r_{i(d)}$ Differential input resistance		25°C	10^{12}		Ω	
$r_{i(c)}$ Common-mode input resistance		25°C	10^{12}		Ω	
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8		pF	
Z_o Closed-loop output impedance	$f = 100\text{ kHz}, A_V = 10$	25°C	130		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to } 4.5\text{ V}, V_{O} = 2.5\text{ V}, R_S = 50\ \Omega$	25°C	70	90	dB	
		Full range	70			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to } 8\text{ V}, V_{IC} = V_{DD}/2, \text{ No load}$	25°C	80	95	dB	
		Full range	80			
I_{DD} Supply current	$V_{O} = 2.5\text{ V}, \text{ No load}$	25°C	200	250	μA	
		Full range	250			

† Full range is 0°C to 70°C.

‡ Referenced to 2.5 V.

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2432I			TLV2432AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, V_{DD} \pm = \pm 2.5\text{ V}, R_S = 50\ \Omega$	25°C		300	2000		300	950	μV
		Full range			2500			1500	
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C		2			2		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.003			0.003		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.5			0.5		pA
		Full range			150			150	
I_{IB} Input bias current	25°C		1			1		pA	
	Full range			150			150		
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}, R_S = 50\ \Omega$	25°C	0 to 4.5	-0.25 to 4.75		0 to 4.5	-0.25 to 4.75	V	
		Full range	0 to 4.2			0 to 4.2			
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -5\text{ mA}$	25°C		4.97			4.97	V	
		25°C		4	4.35		4		4.35
		Full range		4			4		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}, I_{OL} = 100\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}, I_{OL} = 5\text{ mA}$	25°C		0.01			0.01	V	
		25°C		0.8			0.8		
		Full range			1.25				1.25
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}, V_O = 1\text{ V to }4\text{ V}$ $R_L = 2\text{ k}\Omega$ † $R_L = 1\text{ M}\Omega$ ‡	25°C	2.5	3.8		2.5	3.8	V/mV	
		Full range	1.5			1.5			
		25°C		950			950		
$r_{i(d)}$ Differential input resistance		25°C		10^{12}			10^{12}	Ω	
$r_{i(c)}$ Common-mode input resistance		25°C		10^{12}			10^{12}	Ω	
$c_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	25°C		8			8	pF	
z_o Closed-loop output impedance	$f = 100\text{ kHz}, A_V = 10$	25°C		130			130	Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }4.5\text{ V}, V_O = 2.5\text{ V}, R_S = 50\ \Omega$	25°C	70	90		70	90	dB	
		Full range	70			70			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}, V_{IC} = V_{DD}/2, \text{ No load}$	25°C	80	95		80	95	dB	
		Full range	80			80			
I_{DD} Supply current	$V_O = 2.5\text{ V}, \text{ No load}$	25°C		200	250		200	250	μA
		Full range			250			250	

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2432C, TLV2432I TLV2432AI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1.5\text{ V to }3.5\text{ V}, R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	0.15	0.25		V/ μs
		Full range	0.1			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C	100		nV/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	25°C	18			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C	1.9		μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	2.8			
I_n Equivalent input noise current		25°C	0.6		fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O = 1.5\text{ V to }3.5\text{ V}, f = 1\text{ kHz}, R_L = 2\text{ k}\Omega^\ddagger$	$A_V = 1$	0.045%			
		$A_V = 10$	0.4%			
Gain-bandwidth product	$f = 10\text{ kHz}, C_L = 100\text{ pF}^\ddagger$	$R_L = 2\text{ k}\Omega^\ddagger,$	25°C	0.55		MHz
BOM Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}, R_L = 2\text{ k}\Omega^\ddagger,$	$A_V = 1, C_L = 100\text{ pF}^\ddagger$	25°C	100		kHz
t_s Settling time	$A_V = -1, \text{ Step} = 1.5\text{ V to }3.5\text{ V}, R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	To 0.1%	25°C	6.4		μs
		To 0.01%		13.1		
ϕ_m Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	66°			
		25°C	11			dB

† Full range for the C version is 0°C to 70°C. Full range for the I version is -40°C to 85°C.

‡ Referenced to 2.5 V

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2432M			TLV2432AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		300	2000		300	950	μV
		Full range			2500			2000	
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C		2			2	$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0, V_O = 0, V_{DD} \pm = \pm 2.5\text{ V}, R_S = 50\ \Omega$	25°C		0.003			0.003	$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C		0.5			0.5	pA	
		Full range			150		150		
I_{IB} Input bias current		25°C		1			1	pA	
		Full range			300		300		
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}, R_S = 50\ \Omega$	25°C	0 to 4.5	-0.25 to 4.75		0 to 4.5	-0.25 to 4.75	V	
		Full range	0 to 4.2			0 to 4.2			
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -5\text{ mA}$	25°C		4.97			4.97	V	
		25°C		4	4.35		4		4.35
		Full range		4			4		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}, I_{OL} = 100\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}, I_{OL} = 5\text{ mA}$	25°C		0.01			0.01	V	
		25°C		0.8			0.8		
		Full range			1.25				1.25
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}, V_O = 1\text{ V to }4\text{ V}$		$R_L = 2\text{ k}\Omega$ † $R_L = 1\text{ M}\Omega$ ‡	25°C	2.5	3.8	2.5	3.8	V/mV
				Full range	0.5		0.5		
				25°C		950		950	
$r_{i(d)}$ Differential input resistance		25°C		10^{12}			10^{12}	Ω	
$r_{i(c)}$ Common-mode input resistance		25°C		10^{12}			10^{12}	Ω	
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	25°C		8			8	pF	
z_o Closed-loop output impedance	$f = 100\text{ kHz}, A_V = 10$	25°C		130			130	Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }4.5\text{ V}, V_O = 2.5\text{ V}, R_S = 50\ \Omega$	25°C		70	90		70	90	dB
		Full range		70			70		
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}, V_{IC} = V_{DD}/2, \text{ No load}$	25°C		80	95		80	95	dB
		Full range		80			80		
I_{DD} Supply current	$V_O = 2.5\text{ V}, \text{ No load}$	25°C		200	250		200	250	μA
		Full range			270			270	

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $I_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2432M TLV2432AM			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1.5\text{ V to }3.5\text{ V}, R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	0.15	0.25	V/ μs	
		Full range	0.1			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C	100		nV/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	25°C	18			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C	1.9		μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	2.8			
I_n Equivalent input noise current		25°C	0.6		fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O = 1.5\text{ V to }3.5\text{ V}, f = 1\text{ kHz}, R_L = 2\text{ k}\Omega^\ddagger$	$A_V = 1$	0.045%			
		$A_V = 10$	0.4%			
Gain-bandwidth product	$f = 10\text{ kHz}, C_L = 100\text{ pF}^\ddagger$	$R_L = 2\text{ k}\Omega^\ddagger, 25^\circ\text{C}$	0.55		MHz	
BOM Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}, R_L = 2\text{ k}\Omega^\ddagger,$	$A_V = 1, C_L = 100\text{ pF}^\ddagger, 25^\circ\text{C}$	100		kHz	
t_s Settling time	$A_V = -1, \text{ Step} = 1.5\text{ V to }3.5\text{ V}, R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	To 0.1%	6.4		μs	
		To 0.01%	13.1			
ϕ_m Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\ddagger, C_L = 100\text{ pF}^\ddagger$	25°C	66°			
		25°C	11			dB

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2432Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage			300		μV
α_{VIO} Temperature coefficient of input offset voltage			2		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0$, $V_O = 0$, $V_{DD} \pm = \pm 2.5\text{ V}$, $R_S = 50\ \Omega$		0.003		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current			0.5		pA
I_{IB} Input bias current			1		pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	-0.25 to 2.75			V
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -3\text{ mA}$		2.98 2.5		V
V_{OL} Low-level output voltage	$V_{IC} = 0$, $V_{IC} = 0$, $I_{OL} = 100\ \mu\text{A}$ $I_{OL} = 3\text{ mA}$		0.02 0.83		V
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$ $R_L = 2\text{ k}\Omega^\dagger$ $R_L = 1\text{ M}\Omega^\dagger$		2.5 750		V/mV
$r_{i(d)}$ Differential input resistance			10^{12}		Ω
$r_{i(c)}$ Common-mode input resistance			10^{12}		Ω
$C_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$		8		pF
Z_O Closed-loop output impedance	$f = 100\text{ kHz}$, $A_V = 10$		130		Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.5\text{ V}$, $V_O = 1.5\text{ V}$, $R_S = 50\ \Omega$		83		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load		95		dB
I_{DD} Supply current	$V_O = 1.5\text{ V}$, No load		195		μA

† Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLV2432Y			UNIT
				MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 1.5\text{ V to }3.5\text{ V}$, $C_L = 100\text{ pF}^\dagger$	$R_L = 2\text{ k}\Omega^\dagger$		0.25		V/ μs
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$			120		nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$			22		
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$			2.7		μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$			4		
I_n	Equivalent input noise current				0.6		fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V}$, $f = 1\text{ kHz}$, $R_L = 2\text{ k}\Omega^\dagger$	$A_V = 1$		0.065%		
			$A_V = 10$		0.5%		
Gain-bandwidth product		$f = 10\text{ kHz}$, $C_L = 100\text{ pF}^\dagger$	$R_L = 2\text{ k}\Omega^\dagger$		0.5		MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$	$A_V = 1$, $C_L = 100\text{ pF}^\dagger$		220		kHz
t_s	Settling time	$A_V = -1$, Step = $0.5\text{ V to }2.5\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$	To 0.1%		6.4		μs
			To 0.01%		14.1		
ϕ_m	Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$			62°		dB
	Gain margin				11		

† Referenced to 2.5 V

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2432Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0,$ $V_O = 0,$ $V_{DD} \pm = \pm 2.5\text{ V},$ $R_S = 50\ \Omega$	300			μV
α_{VIO} Temperature coefficient of input offset voltage		2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		0.003			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV},$ $R_S = 50\ \Omega$	-0.25 to 4.75			V
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	4.97			V
	$I_{OH} = -5\text{ mA}$	4.35			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V},$ $I_{OL} = 100\ \mu\text{A}$	0.01			V
	$V_{IC} = 2.5\text{ V},$ $I_{OL} = 5\text{ mA}$	0.8			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V},$ $V_O = 1\text{ V to }4\text{ V}$	$R_L = 2\text{ k}\Omega^\dagger$	3.8		V/mV
		$R_L = 1\text{ M}\Omega^\dagger$	950		
$r_{i(d)}$ Differential input resistance		10^{12}			Ω
$r_{i(c)}$ Common-mode input resistance		10^{12}			Ω
$c_{i(c)}$ Common-mode input capacitance	$f = 10\text{ kHz}$	8			pF
z_o Closed-loop output impedance	$f = 100\text{ kHz},$ $A_V = 10$	130			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }4.5\text{ V},$ $V_O = 2.5\text{ V},$ $R_S = 50\ \Omega$	90			dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V},$ $V_{IC} = V_{DD}/2,$ No load	95			dB
I_{DD} Supply current	$V_O = 2.5\text{ V},$ No load	200			μA

† Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2432Y			UNIT
		MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 1.5\text{ V to }3.5\text{ V}$, $R_L = 50\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$		0.25		V/ μs
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$		100		$nV/\sqrt{\text{Hz}}$
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 1\text{ kHz}$		18		μV
	$f = 0.1\text{ Hz to }1\text{ Hz}$		1.9		
I_n Equivalent input noise current	$f = 0.1\text{ Hz to }10\text{ Hz}$		2.8		$fA\sqrt{\text{Hz}}$
			0.6		
THD + N Total harmonic distortion plus noise	$V_O = 1.5\text{ V to }3.5\text{ V}$, $f = 1\text{ kHz}$, $R_L = 2\text{ k}\Omega^\dagger$	$A_V = 1$	0.045%		
		$A_V = 10$	0.4%		
Gain-bandwidth product	$f = 10\text{ kHz}$, $C_L = 100\text{ pF}^\dagger$	$R_L = 2\text{ k}\Omega^\dagger$	0.55		MHz
BOM Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$	$A_V = 1$, $C_L = 100\text{ pF}^\dagger$	100		kHz
t_s Settling time	$A_V = -1$, Step = $1.5\text{ V to }3.5\text{ V}$, $R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$	To 0.1%	6.4		μs
		To 0.01%	13.1		
ϕ_m Phase margin at unity gain	$R_L = 2\text{ k}\Omega^\dagger$, $C_L = 100\text{ pF}^\dagger$		66°		
Gain margin			11		dB

† Referenced to 2.5 V





TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	2,3
		vs Common-mode input voltage	4,5
αV_{IO}	Temperature coefficient	Distribution	6,7
I_{IB}/I_{IO}	Input bias and input offset currents	vs Free-air temperature	8
V_{OH}	High-level output voltage	vs High-level output current	9,11
V_{OL}	Low-level output voltage	vs Low-level output current	10,12
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	13
I_{OS}	Short-circuit output current	vs Supply voltage	14
		vs Free-air temperature	15
V_{ID}	Differential input voltage	vs Output voltage	16,17
		Differential gain	vs Load resistance
A_{VD}	Large-signal differential voltage amplification	vs Frequency	19,20
		vs Free-air temperature	21,22
z_o	Output impedance	vs Frequency	23,24
CMRR	Common-mode rejection ratio	vs Frequency	25
		vs Free-air temperature	26
k_{SVR}	Supply-voltage rejection ratio	vs Frequency	27,28
		vs Free-air temperature	29
I_{DD}	Supply current	vs Supply voltage	30
SR	Slew rate	vs Load capacitance	31
		vs Free-air temperature	32
V_O	Inverting large-signal pulse response	vs Time	33,34
V_O	Voltage-follower large-signal pulse response	vs Time	35,36
V_O	Inverting small-signal pulse response	vs Time	37,38
V_O	Voltage-follower small-signal pulse response	vs Time	39,40
V_n	Equivalent input noise voltage	vs Frequency	41, 42
		Noise voltage (referred to input)	Over a 10-second period
THD + N	Total harmonic distortion plus noise	vs Frequency	44,45
		vs Free-air temperature	46
		vs Supply voltage	47
ϕ_m	Phase margin	vs Frequency	19,20
		vs Load capacitance	48
		Gain margin	vs Load capacitance
B_1	Unity-gain bandwidth	vs Load capacitance	50

TYPICAL CHARACTERISTICS



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2432 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 6

DISTRIBUTION OF TLV2432 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 7

INPUT BIAS AND INPUT OFFSET CURRENTS vs FREE-AIR TEMPERATURE




Figure 8

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




Figure 9

TYPICAL CHARACTERISTICS

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 10

**HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT**




Figure 11

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 12

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY**




Figure 13

TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

**SHORT-CIRCUIT OUTPUT CURRENT
vs
SUPPLY VOLTAGE**




Figure 14

**SHORT-CIRCUIT OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 15

**DIFFERENTIAL INPUT VOLTAGE
vs
OUTPUT VOLTAGE**




Figure 16

**DIFFERENTIAL INPUT VOLTAGE
vs
OUTPUT VOLTAGE**




Figure 17



TYPICAL CHARACTERISTICS




Figure 18




Figure 19

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
 AMPLIFICATION AND PHASE MARGIN
 VS
 FREQUENCY




Figure 20

DIFFERENTIAL VOLTAGE AMPLIFICATION
 VS
 FREE-AIR TEMPERATURE




Figure 21

DIFFERENTIAL VOLTAGE AMPLIFICATION
 VS
 FREE-AIR TEMPERATURE








Figure 22

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS

SUPPLY-VOLTAGE REJECTION RATIO
 vs
 FREQUENCY




Figure 27

SUPPLY-VOLTAGE REJECTION RATIO
 vs
 FREQUENCY




Figure 28

SUPPLY VOLTAGE REJECTION RATIO
 vs
 FREE-AIR TEMPERATURE




Figure 29

SUPPLY CURRENT
 vs
 SUPPLY VOLTAGE








Figure 30

TYPICAL CHARACTERISTICS



TLV2432, TLV2432A, TLV2432Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS168A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 35

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 36

INVERTING SMALL-SIGNAL PULSE RESPONSE




Figure 37

INVERTING SMALL-SIGNAL PULSE RESPONSE




Figure 38



TYPICAL CHARACTERISTICS




Figure 39




Figure 40




Figure 41




Figure 42

TYPICAL CHARACTERISTICS

NOISE VOLTAGE OVER A 10-SECOND PERIOD




Figure 43

TOTAL HARMONIC DISTORTION PLUS NOISE
 vs
 FREQUENCY




Figure 44

TOTAL HARMONIC DISTORTION PLUS NOISE
 vs
 FREQUENCY




Figure 45

TYPICAL CHARACTERISTICS

**GAIN-BANDWIDTH PRODUCT
vs
FREE-AIR TEMPERATURE**




Figure 46

**GAIN-BANDWIDTH PRODUCT
vs
SUPPLY VOLTAGE**




Figure 47

**PHASE MARGIN
vs
LOAD CAPACITANCE**




Figure 48

**GAIN MARGIN
vs
LOAD CAPACITANCE**




Figure 49

TYPICAL CHARACTERISTICS

UNITY-GAIN BANDWIDTH
vs
LOAD CAPACITANCE




Figure 50

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 5) and subcircuit in Figure 51 are generated using the TLV2432 typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Intergrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 51. Boyle Macromodel and Subcircuit

PSpice and *Parts* are trademarks of MicroSim Corporation.


TLV2442, TLV2442A, TLV2442Y Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

- Output Swing Includes Both Supply Rails
- Extended Common-Mode Input Voltage Range . . . 0 V to 4.25 V (Min) at 5-V Single Supply
- Low Noise . . . 16 nV/√Hz Typ at f = 1 kHz
- Low Input Offset Voltage
950 μV Max at T_A = 25°C (TLV2442A)
- Low Input Bias Current . . . 1 pA Typ
- 600-Ω Output Drive
- High-Gain Bandwidth . . . 1.8 MHz Typ
- Low Supply Current . . . 750 μA Per Channel Typ
- Macromodel Included

description

The TLV2442 and TLV2442A are dual low-voltage operational amplifier from Texas Instruments. The common-mode input voltage range of this devices has been extended over typical standard CMOS amplifiers making it available for a wider range of applications. In addition, the device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. This family is fully characterized at 3-V and 5-V supplies and is optimized for low-voltage operation. These devices offer comparable ac performance while having better noise, input offset voltage, and power dissipation than existing CMOS operational amplifiers. The TLV2442 has increased output drive over previous rail-to-rail operational amplifiers and can drive 600-Ω loads for telecommunications applications.



AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES					CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	TSSOP (PW)	CERAMIC FLAT PACK (U)	
0°C to 70°C	2.5 mV	TLV2442CD	—	—	TLV2442CPWLE	—	TLV2442Y
-40°C to 85°C	950 μV 2.5 mV	TLV2442AID	—	—	TLV2442AIPWLE	—	
		TLV2442ID	—	—	—	—	
-55°C to 125°C	950 μV 2.5 mV	—	TLV2442AMFK	TLV2442AMJG	—	TLV2442AMU	—
		—	TLV2442MFK	TLV2442MJG	—	TLV2442MU	

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLV2442CDR). The PW package is available only left-end taped and reeled. Chips are tested at 25°C.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

TLV2442, TLV2442A, TLV2442Y

Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT

WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS


SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

description (continued)


The TLV2442, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels and low-voltage operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single- or split-supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLV2442A is available and has a maximum input offset voltage of 950 μ V.

If the design requires single operational amplifiers, see the TI TLV2211/21/31. This is a family of rail-to-rail output operational amplifiers in the SOT-23 package. Their small size and low power consumption, make them ideal for high density, battery-powered equipment.


**D OR JG PACKAGE
(TOP VIEW)**



**PW PACKAGE
(TOP VIEW)**




**FK PACKAGE
(TOP VIEW)**



NC – No internal connection


**U PACKAGE
(TOP VIEW)**



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TLV2442Y chip information


This chip, when properly assembled, displays characteristics similar to the TLV2442C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SI.OS169A - NOVEMBER 1996 - REVISED FEBRUARY 1997

equivalent schematic (each amplifier)



COMPONENT COUNT	
Transistors	69
Diodes	5
Resistors	26
Capacitors	6

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	12 V
Differential input voltage, V_{ID} (see Note 2)	$\pm V_{DD}$
Input voltage, V_I (any input, see Note 1)	$-0.3 \text{ V to } V_{DD}$
Input current, I_I (any input)	$\pm 5 \text{ mA}$
Output current, I_O	$\pm 50 \text{ mA}$
Total current into V_{DD+}	$\pm 50 \text{ mA}$
Total current out of V_{DD-}	$\pm 50 \text{ mA}$
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	$0^\circ\text{C to } 70^\circ\text{C}$
I suffix	$-40^\circ\text{C to } 85^\circ\text{C}$
M suffix	$-55^\circ\text{C to } 125^\circ\text{C}$
Storage temperature range, T_{stg}	$-65^\circ\text{C to } 150^\circ\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{DD+} and V_{DD-} .
2. Differential voltages are at $IN+$ with respect to $IN-$. Excessive current will flow if input is brought below $V_{DD-} - 0.3 \text{ V}$.
3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/ $^\circ\text{C}$	464 mW	377 mW	145 mW
FK	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/ $^\circ\text{C}$	672 mW	546 mW	210 mW
PW	525 mW	4.2 mW/ $^\circ\text{C}$	336 mW	273 mW	105 mW
U	675 mW	5.4 mW/ $^\circ\text{C}$	432 mW	350 mW	135 mW

recommended operating conditions

	C SUFFIX		I SUFFIX		M SUFFIX		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD}	2.7	10	2.7	10	2.7	10	V
Input voltage range, V_I	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.5$	V_{DD-}	$V_{DD+} - 1.3$	V
Common-mode input voltage, V_{IC}	V_{DD-}	$V_{DD+} - 1.3$	V_{DD-}	$V_{DD+} - 1.5$	V_{DD-}	$V_{DD+} - 1.3$	V
Operating free-air temperature, T_A	0	70	-40	85	-55	125	$^\circ\text{C}$



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2442C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, R_S = 50\ \Omega, V_O = 0,$	25°C		300	2000	μV
		Full range			2500	
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C		2		$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C		0.002		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C		0.5		pA
		Full range			150	
I_{IB} Input bias current	25°C		1		pA	
	Full range			150		
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}, R_S = 50\ \Omega$	25°C	0 to 2.25	-0.25 to 2.5	V	
		Full range	0 to 2			
V_{OH} High-level output voltage	$I_O = -100\ \mu\text{A}$ $I_O = -3\text{ mA}$	25°C	2.98		V	
		25°C	2.5			
		Full range	2.25			
V_{OL} Low-level output voltage	$V_{IC} = 0, I_O = 100\ \mu\text{A}$ $V_{IC} = 0, I_O = 3\text{ mA}$	25°C	0.02		V	
		25°C	0.63			
		Full range	1			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to }2\text{ V}$	25°C	$R_L = 600\ \Omega$	0.7	1	V/mV
			Full range	0.4		
		25°C	$R_L = 1\text{ m}\Omega$	750		
r_{id} Differential input resistance		25°C	10^{12}		Ω	
r_i Common-mode input resistance		25°C	10^{12}		Ω	
c_i Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8		pF	
z_o Closed-loop output impedance	$f = 1\text{ MHz}, A_V = 10$	25°C	130		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.25\text{ V}, V_O = 1.5\text{ V}, R_S = 50\ \Omega$	25°C	65	75	dB	
		Full range	55			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD} \pm / \Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}, V_{IC} = V_{DD}/2, \text{ No load}$	25°C	80	95	dB	
		Full range	80			
I_{DD} Supply current	$V_O = 1.5\text{ V}, \text{ No load}$	25°C	1.5	2.2	mA	
		Full range	2.2			

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2442I			TLV2442AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50\ \Omega$	25°C	300 2000			300 950			μV
		Full range	2500			1500			
αV_{IO} Temperature coefficient of input offset voltage		25°C to 85°C	2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.002			0.002			
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current	25°C	1			1			pA	
	Full range	150			150				
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}, R_S = 50\ \Omega$	25°C	0 to 2.25	-0.25 to 2.5	0 to 2.25	-0.25 to 2.5	V		
		Full range	0 to 2		0 to 2				
V_{OH} High-level output voltage	$I_O = -100\ \mu\text{A}$ $I_O = -3\text{ mA}$	25°C	2.98			2.98			V
		25°C	2.5			2.5			
		Full range	2.25			2.25			
V_{OL} Low-level output voltage	$V_{IC} = 0, I_O = 100\ \mu\text{A}$ $V_{IC} = 0, I_O = 3\text{ mA}$	25°C	0.02			0.02			V
		25°C	0.63			0.63			
		Full range	1			1			
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to }2\text{ V}$	$R_L = 600\ \Omega$	25°C	0.7	1	0.7	1	V/mV	
			Full range	0.4			0.4		
		$R_L = 1\text{ m}\Omega$	25°C	750			750		
r_{id} Differential input resistance		25°C	10^{12}			10^{12}			Ω
r_i Common-mode input resistance		25°C	10^{12}			10^{12}			Ω
c_i Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8			8			pF
z_o Closed-loop output impedance	$f = 1\text{ MHz}, A_V = 10$	25°C	130			130			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.25\text{ V}, V_O = 1.5\text{ V}, R_S = 50\ \Omega$	25°C	65	75	65	75	dB		
		Full range	55			55			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD} / \Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V}, V_{IC} = V_{DD}/2, \text{ No load}$	25°C	80	95	80	95	dB		
		Full range	80			80			
I_{DD} Supply current	$V_O = 1.5\text{ V}, \text{ No load}$	25°C	1.45	2.2	1.45	2.2	mA		
		Full range	2.2			2.2			

† Full range is -40°C to 85°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2442C, TLV2442I TLV2442AI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = \pm 2.3\text{ V}$, $C_L = 100\text{ pF}$, $R_L = 600\ \Omega$	25°C	0.65	1.3	V/ μs	
		Full range	0.65			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C	170		nV/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	25°C	18			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C	2.6		μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	5.1			
I_n Equivalent input noise current		25°C	0.6		fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V}$, $R_L = 600\ \Omega$, $f = 1\text{ kHz}$	25°C	$A_V = 1$	0.08%		
			$A_V = 10$	0.3%		
			$A_V = 100$	2%		
Gain-bandwidth product	$f = 10\text{ kHz}$, $C_L = 100\text{ pF}$, $R_L = 600\ \Omega$	25°C	1.75		MHz	
BOM Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $A_V = 1$, $R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	25°C	0.9		MHz	
t_s Settling time	$A_V = -1$, Step = $-2.3\text{ V to }2.3\text{ V}$, $R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	25°C	To 0.1%	1.5		μs
			To 0.01%	3.2		
ϕ_m Phase margin at unity gain	$R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	25°C	65°		dB	
		25°C	9			

† Full range for the C version is 0°C to 70°C. Full range for the I version is -40°C to 85°C.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2442M			TLV2442AM			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage		25°C	300 2000			300 950			μV	
		Full range	2500			1600				
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C	2			2			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{IC} = 0,$ $R_S = 50\ \Omega$	$V_O = 0,$	25°C	0.002			0.002			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current			25°C	0.5			0.5			pA
I_{IB} Input bias current		25°C	1			1			pA	
		Full range	260			260				
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV},$	$R_S = 50\ \Omega$	25°C	0 to 2.25	-0.25 to 2.5	0 to 2.25	-0.25 to 2.5	V		
			Full range	0 to 2		0 to 2				
V_{OH} High-level output voltage	$I_O = -100\ \mu\text{A}$	25°C	2.98			2.98			V	
		25°C	2.5			2.5				
		Full range	2.25			2.25				
V_{OL} Low-level output voltage	$V_{IC} = 0,$	$I_O = 100\ \mu\text{A}$	25°C	0.02			0.02			V
		$I_O = 3\text{ mA}$	25°C	0.63			0.63			
	Full range	1			1					
A_{VD} Large-signal differential voltage amplification	$V_O = 1\text{ V to }2\text{ V}$	$R_L = 600\ \Omega$	25°C	0.7	1	0.7	1	V/mV		
			Full range	0.4			0.4			
			$R_L = 1\text{ m}\Omega$	25°C	750				750	
r_{id} Differential input resistance		25°C	10^{12}			10^{12}			Ω	
r_i Common-mode input resistance		25°C	10^{12}			10^{12}			Ω	
c_i Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8			8			pF	
z_o Closed-loop output impedance	$f = 1\text{ MHz},$ $A_V = 10$	25°C	130			130			Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.25\text{ V},$ $V_O = 1.5\text{ V},$ $R_S = 50\ \Omega$	25°C	65	75	65	75	dB			
		Full range	50			50				
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V},$ $V_{IC} = V_{DD}/2,$ No load	25°C	80	95	80	95	dB			
		Full range	80			80				
I_{DD} Supply current	$V_O = 1.5\text{ V},$ No load	25°C	1.45	2.2	1.45	2.2	mA			
		Full range	2.2			2.2				

† Full range is -55°C to 125°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2442M TLV2442AM			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = \pm 2.3\text{ V}$, $R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	25°C	0.65	1.3		V/ μs
		Full range	0.4			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C	170		nV/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	25°C	18			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C	2.6		μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C	5.1			
I_n Equivalent input noise current		25°C	0.6		fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V}$, $R_L = 600\ \Omega$, $f = 1\text{ kHz}$	25°C	$A_V = 1$	0.08%		
			$A_V = 10$	0.3%		
			$A_V = 100$	2%		
Gain-bandwidth product	$f = 10\text{ kHz}$, $C_L = 100\text{ pF}$	$R_L = 600\ \Omega$, 25°C	1.75		MHz	
BOM Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $A_V = 1$	$R_L = 600\ \Omega$, $C_L = 100\text{ pF}$, 25°C	0.9		MHz	
t_s Settling time	$A_V = -1$, Step = $-2.3\text{ V to }2.3\text{ V}$, $R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	To 0.1%	1.5		μs	
		To 0.01%	3.2			
ϕ_m Phase margin at unity gain	$R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	25°C	65°			
Gain margin		25°C	9			dB

† Full range is -55°C to 125°C .

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2442C		UNIT	
			MIN	TYP		MAX
V_{IO} Input offset voltage	$V_{DD} = \pm 2.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	25°C	300	2000	μV	
		Full range	2500			
α_{VIO} Temperature coefficient of input offset voltage		25°C to 70°C	2		$\mu\text{V}/^\circ\text{C}$	
		25°C	0.002		$\mu\text{V}/\text{mo}$	
Input offset voltage long-term drift (see Note 4)		25°C	0.5		pA	
I_{IO} Input offset current			Full range	150		
I_{IB} Input bias current		25°C	1		pA	
			Full range	150		
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4.25	-0.25 to 4.5	V	
		Full range	0 to 4			
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$	25°C	4.97		V	
	$I_{OH} = -5\text{ mA}$	25°C	4	4.35		
		Full range	4			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 100\ \mu\text{A}$	25°C	0.01		V	
	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 5\text{ mA}$	25°C	0.8			
		Full range	1.25			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 600\ \Omega$ ‡	25°C	0.9	1.3	V/mV
		$R_L = 1\text{ m}\Omega$ ‡	Full range	0.5		
			25°C	950		
r_{id} Differential input resistance		25°C	10^{12}		Ω	
r_i Common-mode input resistance		25°C	10^{12}		Ω	
c_i Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8		pF	
Z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 10$	25°C	140		Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }4.25\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	75	dB	
		Full range	70			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95	dB	
		Full range	80			
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C	1.5	2.2	mA	
		Full range	2.2			

† Full range is 0°C to 70°C.

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2442I			TLV2442AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C		300	2000		300	950	μV
		Full range			2500			1500	
α_{VIO} Temperature coefficient of input offset voltage		25°C to 85°C		2			2	$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)	$V_{DD} \pm \pm 2.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	25°C		0.002			0.002	$\mu\text{V}/\text{mo}$	
I_{IO} Input offset current		25°C		0.5			0.5	pA	
		Full range			150				150
I_{IB} Input bias current		25°C		1			1	pA	
		Full range			150				150
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4.25	-0.25 to 4.5		0 to 4.25	-0.25 to 4.5	V	
		Full range	0 to 4			0 to 4			
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -5\text{ mA}$	25°C		4.97			4.97	V	
		25°C		4	4.35		4		4.35
		Full range		4			4		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 100\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 5\text{ mA}$	25°C		0.01			0.01	V	
		25°C		0.8			0.8		
		Full range			1.25				1.25
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	25°C	$R_L = 600\ \Omega \ddagger$	0.9	1.3	0.9	1.3	V/mV	
			Full range	0.5		0.5			
		25°C	$R_L = 1\text{ m}\Omega \ddagger$	950		950			
r_{id} Differential input resistance		25°C		10^{12}			10^{12}	Ω	
r_i Common-mode input resistance		25°C		10^{12}			10^{12}	Ω	
c_i Common-mode input capacitance	$f = 10\text{ kHz}$	25°C		8			8	pF	
z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 10$	25°C		140			140	Ω	
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }4.25\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	75		70	75	dB	
		Full range		70			70		
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	95	dB	
		Full range		80			80		
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C		1.5	2.2		1.5	2.2	mA
		Full range			2.2			2.2	

† Full range is -40°C to 85°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2442C, TLV2442I TLV2442AI			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 0.5\text{ V to }2.5\text{ V}$, $R_L = 600\ \Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	0.75	1.4	V/ μs	
		Full range	0.75			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C		130	nV/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	25°C		16		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C		1.8	μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C		3.6		
I_n Equivalent input noise current		25°C		0.6	fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O = 1.5\text{ V to }3.5\text{ V}$, $f = 1\text{ kHz}$, $R_L = 600\ \Omega$ ‡	25°C	$A_V = 1$	0.017%		
			$A_V = 10$	0.17%		
			$A_V = 100$	1.5%		
Gain-bandwidth product	$f = 10\text{ kHz}$, $R_L = 600\ \Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		1.81	MHz	
B_{OM} Maximum output-swing bandwidth	$V_{O(PP)} = 2\text{ V}$, $A_V = 1$, $R_L = 600\ \Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		0.5	MHz	
t_s Settling time	$A_V = -1$, Step = 0.5 V to 2.5 V, $R_L = 600\ \Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C	To 0.1%	1.5	μs	
			To 0.01%	2.6		
ϕ_m Phase margin at unity gain Gain margin	$R_L = 600\ \Omega$ ‡, $C_L = 100\text{ pF}$ ‡	25°C		68°		
		25°C		8	dB	

† Full range for the C suffix is 0°C to 70°C. Full range for the I suffix is -40°C to 85°C.

‡ Referenced to 2.5 V

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLV2442M			TLV2442AM			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage		25°C	300	2000		300	950	μV	
		Full range		2500		1600			
α_{VIO} Temperature coefficient of input offset voltage	$V_{DD\pm} = \pm 2.5\text{ V}$, $V_{IO} = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$	25°C to 85°C	2			2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		25°C	0.002			0.002			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		25°C	0.5			0.5			pA
		Full range	150			150			
I_{IB} Input bias current	25°C	1			1			pA	
	Full range	260			260				
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$	25°C	0 to 4.25	-0.25 to 4.5		0 to 4.25	-0.25 to 4.5	V	
		Full range	0 to 4			0 to 4			
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$ $I_{OH} = -5\text{ mA}$	25°C	4.97			4.97			V
		25°C	4	4.35		4	4.35		
		Full range	4			4			
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$, $I_{OL} = 100\ \mu\text{A}$ $V_{IC} = 2.5\text{ V}$, $I_{OL} = 5\text{ mA}$	25°C	0.01			0.01			V
		25°C	0.8			0.8			
		Full range	1.25			1.25			
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	25°C	$R_L = 600\ \Omega$ ‡		0.9	1.3	0.9	1.3	V/mV
			$R_L = 1\ \text{m}\Omega$ ‡		950		950		
		Full range	0.5		0.5		0.5		
r_{id} Differential input resistance		25°C	10^{12}			10^{12}			Ω
r_i Common-mode input resistance		25°C	10^{12}			10^{12}			Ω
c_i Common-mode input capacitance	$f = 10\text{ kHz}$	25°C	8			8			pF
z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 10$	25°C	140			140			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }4.25\text{ V}$, $V_O = 2.5\text{ V}$, $R_S = 50\ \Omega$	25°C	70	75		70	75	dB	
		Full range	70			70			
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$, No load	25°C	80	95		80	95	dB	
		Full range	80			80			
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load	25°C	1.5	2.2		1.5	2.2	mA	
		Full range	2.2			2.2			

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2442M TLV2442AM			UNIT
			MIN	TYP	MAX	
SR Slew rate at unity gain	$V_O = 0.5\text{ V to }2.5\text{ V}$, $R_L = 600\ \Omega^\ddagger$, $C_L = 100\ \text{pF}^\ddagger$	25°C	0.75	1.4	V/ μs	
		Full range	0.5			
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$	25°C		130	nV/ $\sqrt{\text{Hz}}$	
	$f = 1\text{ kHz}$	25°C		16		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$	25°C		1.8	μV	
	$f = 0.1\text{ Hz to }10\text{ Hz}$	25°C		3.6		
I_n Equivalent input noise current		25°C		0.6	fA/ $\sqrt{\text{Hz}}$	
THD + N Total harmonic distortion plus noise	$V_O = 1.5\text{ V to }3.5\text{ V}$, $f = 1\text{ kHz}$, $R_L = 600\ \Omega^\ddagger$	25°C	$A_V = 1$	0.017%		
			$A_V = 10$	0.17%		
			$A_V = 100$	1.5%		
Gain-bandwidth product	$f = 10\text{ kHz}$, $R_L = 600\ \Omega^\ddagger$, $C_L = 100\ \text{pF}^\ddagger$	25°C		1.81	MHz	
BOM Maximum output-swing bandwidth	$V_O(PP) = 2\text{ V}$, $A_V = 1$, $R_L = 600\ \Omega^\ddagger$, $C_L = 100\ \text{pF}^\ddagger$	25°C		0.5	MHz	
t_s Settling time	$A_V = -1$, Step = 0.5 V to 2.5 V, $R_L = 600\ \Omega^\ddagger$, $C_L = 100\ \text{pF}^\ddagger$	25°C	To 0.1%	1.5	μs	
			To 0.01%	2.6		
ϕ_m Phase margin at unity gain	$R_L = 600\ \Omega^\ddagger$, $C_L = 100\ \text{pF}^\ddagger$	25°C		68°		
Gain margin		25°C		8	dB	

† Full range is -55°C to 125°C .

‡ Referenced to 2.5 V

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2442Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = 0,$ $R_S = 50\ \Omega$ $V_O = 0,$	300			μV
α_{VIO} Temperature coefficient of input offset voltage		2			$\mu\text{V}/^\circ\text{C}$
Input offset voltage long-term drift (see Note 4)		0.002			$\mu\text{V}/\text{mo}$
I_{IO} Input offset current		0.5			pA
I_{IB} Input bias current		1			pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV},$ $R_S = 50\ \Omega$	-0.25 to 2.5			V
V_{OH} High-level output voltage	$I_O = -100\ \mu\text{A}$	2.98			V
	$I_O = -3\text{ mA}$	2.5			
V_{OL} Low-level output voltage	$V_{IC} = 0$	$I_O = 100\ \mu\text{A}$	0.02		V
		$I_O = 3\text{ mA}$	0.63		
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 4\text{ V}$	$R_L = 600\ \Omega$	1		V/mV
		$R_L = 1\text{ m}\Omega$	750		
r_{id} Differential input resistance		10 ¹²			Ω
r_i Common-mode input resistance		10 ¹²			Ω
c_i Common-mode input capacitance	$f = 10\text{ kHz}$	8			pF
z_o Closed-loop output impedance	$f = 1\text{ MHz},$ $A_V = 10$	130			Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }2.25\text{ V},$ $R_S = 50\ \Omega$ $V_O = 1.5\text{ V},$	75			dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD\pm}/\Delta V_{IO}$)	$V_{DD} = 2.7\text{ V to }8\text{ V},$ No load $V_{IC} = V_{DD}/2,$	95			dB
I_{DD} Supply current	$V_O = 1.5\text{ V},$ No load	1.5			mA

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLV2442Y			UNIT
				MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = \pm 2.3\text{ V}$, $C_L = 100\text{ pF}$		$R_L = 600\ \Omega$		1.3	V/ μs
V_n	Equivalent input noise voltage	$f = 10\text{ Hz}$				170	nV/ $\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$				18	
$V_{N(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }1\text{ Hz}$				2.6	μV
		$f = 0.1\text{ Hz to }10\text{ Hz}$				5.1	
I_n	Equivalent input noise current					0.6	fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise	$V_O = 0.5\text{ V to }2.5\text{ V}$, $R_L = 600\ \Omega$, $f = 1\text{ kHz}$	$A_V = 1$		0.08%		
			$A_V = 10$		0.3%		
			$A_V = 100$		2%		
	Gain-bandwidth product	$f = 10\text{ kHz}$, $C_L = 100\text{ pF}$		$R_L = 600\ \Omega$		1.75	MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 1\text{ V}$, $R_L = 600\ \Omega$		$A_V = 1$, $C_L = 100\text{ pF}$		0.9	MHz
t_s	Settling time	$A_V = -1$, Step = $-2.3\text{ V to }2.3\text{ V}$, $R_L = 600\ \Omega$, $C_L = 100\text{ pF}$	To 0.1%		1.5		μs
			To 0.01%		3.2		
ϕ_m	Phase margin at unity gain	$R_L = 600\ \Omega$		$C_L = 100\text{ pF}$		65°	
	Gain margin	$R_L = 600\ \Omega$		$C_L = 100\text{ pF}$		9	dB

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLV2442Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = \pm 2.5\text{ V}$, $V_O = 0$, $V_{IC} = 0$, $R_S = 50\ \Omega$		300		μV
Input offset voltage long-term drift (see Note 4)			0.002		$\mu\text{V}/\text{mo}$
I_{IO} Input offset current			0.5		pA
I_{IB} Input bias current			1		pA
V_{ICR} Common-mode input voltage range	$ V_{IO} \leq 5\text{ mV}$, $R_S = 50\ \Omega$		-0.25 to 4.5		V
V_{OH} High-level output voltage	$I_{OH} = -100\ \mu\text{A}$		4.97		V
	$I_{OH} = -5\text{ mA}$		4.35		
V_{OL} Low-level output voltage	$V_{IC} = 2.5\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.01		V
		$I_{OL} = 5\text{ mA}$	0.8		
A_{VD} Large-signal differential voltage amplification	$V_{IC} = 2.5\text{ V}$, $V_O = 1\text{ V to }4\text{ V}$	$R_L = 600\ \Omega^\dagger$	1.3		V/mV
		$R_L = 1\text{ m}\Omega^\dagger$	950		
r_{id} Differential input resistance			10^{12}		Ω
r_i Common-mode input resistance			10^{12}		Ω
c_i Common-mode input capacitance	$f = 10\text{ kHz}$		8		pF
z_o Closed-loop output impedance	$f = 1\text{ MHz}$, $A_V = 10$		140		Ω
CMRR Common-mode rejection ratio	$V_{IC} = 0\text{ to }4.25\text{ V}$, $V_O = 2.5\text{ V}$		75		dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{DD}/\Delta V_{IO}$)	$V_{DD} = 4.4\text{ V to }8\text{ V}$, $V_{IC} = V_{DD}/2$		95		dB
I_{DD} Supply current	$V_O = 2.5\text{ V}$, No load		1.5		mA

† Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TLV2442Y			UNIT
			MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_O = 0.5\text{ V to }2.5\text{ V}$, $R_L = 600\ \Omega^\dagger$, $C_L = 100\ \text{pF}^\dagger$	1.4			V/ μs
V_n	Equivalent input noise voltage	$f = 10\ \text{Hz}$	130			nV/ $\sqrt{\text{Hz}}$
		$f = 1\ \text{kHz}$	16			
$V_{N(\text{PP})}$	Peak-to-peak equivalent input noise voltage	$f = 0.1\ \text{Hz to }1\ \text{Hz}$	1.8			μV
		$f = 0.1\ \text{Hz to }10\ \text{Hz}$	3.6			
I_n	Equivalent input noise current		0.6			fA/ $\sqrt{\text{Hz}}$
THD + N	Total harmonic distortion plus noise	$V_O = 1.5\ \text{V to }3.5\ \text{V}$, $f = 1\ \text{kHz}$, $R_L = 600\ \Omega^\dagger$	$A_V = 1$	0.017%		
			$A_V = 10$	0.17%		
			$A_V = 100$	1.5%		
Gain-bandwidth product		$f = 10\ \text{kHz}$, $R_L = 600\ \Omega^\dagger$, $C_L = 100\ \text{pF}^\dagger$	1.81			MHz
B_{OM}	Maximum output-swing bandwidth	$V_{O(\text{PP})} = 2\ \text{V}$, $A_V = 1$, $R_L = 600\ \Omega^\dagger$, $C_L = 100\ \text{pF}^\dagger$	0.5			MHz
t_s	Settling time	$A_V = -1$, Step = $0.5\ \text{V to }2.5\ \text{V}$, $R_L = 600\ \Omega^\dagger$, $C_L = 100\ \text{pF}^\dagger$	To 0.1%	1.5		μs
			To 0.01%	2.6		
ϕ_m	Phase margin at unity gain	$R_L = 600\ \Omega^\dagger$, $C_L = 100\ \text{pF}^\dagger$	68°			
	Gain margin		8			

† Referenced to 2.5 V

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs†

			FIGURE
V_{IO}	Input offset voltage	Distribution vs Common-mode voltage	2, 3 4, 5
α_{VIO}	Input offset voltage temperature coefficient	Distribution	6, 7
I_{IB}/I_{IO}	Input bias and input offset currents	vs Free-air temperature	8
V_{OH}	High-level output voltage	vs High-level output current	9, 10
V_{OL}	Low-level output voltage	vs Low-level output current	11, 12
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	13
I_{OS}	Short-circuit output current	vs Supply voltage vs Free-air temperature	14 15
V_O	Output voltage	vs Differential Input voltage	16, 17
A_{VD}	Differential voltage amplification	vs Load resistance vs Frequency vs Free-air temperature	18 19, 20 21, 22
z_o	Output impedance	vs Frequency	23, 24
$CMRR$	Common-mode rejection ratio	vs Frequency vs Free-air temperature	25 26
k_{SVR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	27, 28 29
I_{DD}	Supply current	vs Supply voltage	30
SR	Slew rate	vs Load capacitance vs Free-air temperature	31 32
V_O	Inverting large-signal pulse response	vs Time	33, 34
	Voltage-follower large-signal pulse response	vs Time	35, 36
	Inverting small-signal pulse response	vs Time	37, 38
	Voltage-follower small-signal pulse response	vs Time	39, 40
V_n	Equivalent input noise voltage	vs Frequency	41, 42
	Noise voltage	Over a 10-second period	43
$THD + N$	Total harmonic distortion plus noise	vs Frequency	44, 45
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	46 47
ϕ_m	Phase margin	vs Frequency vs Load capacitance	19, 20 48
	Gain margin	vs Load capacitance	49
B_1	Unity-gain bandwidth	vs Load capacitance	50

† For all graphs where $V_{DD} = 5\text{ V}$, all loads are referenced to 2.5 V.

TYPICAL CHARACTERISTICS

**DISTRIBUTION OF TLV2442
 INPUT OFFSET VOLTAGE**




Figure 2

**DISTRIBUTION OF TLV2442
 INPUT OFFSET VOLTAGE**




Figure 3

**INPUT OFFSET VOLTAGE
 vs
 COMMON-MODE INPUT VOLTAGE**




Figure 4

**INPUT OFFSET VOLTAGE
 vs
 COMMON-MODE INPUT VOLTAGE**




Figure 5

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLV2442 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 6

DISTRIBUTION OF TLV2442 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 7

INPUT BIAS AND INPUT OFFSET CURRENTS vs FREE-AIR TEMPERATURE




Figure 8

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




Figure 9

TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

**HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT**




Figure 10

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 11

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 12

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY**




Figure 13

TYPICAL CHARACTERISTICS

SHORT-CIRCUIT OUTPUT CURRENT
 vs
 SUPPLY VOLTAGE




Figure 14

SHORT-CIRCUIT OUTPUT CURRENT
 vs
 FREE-AIR TEMPERATURE




Figure 15

OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 16

OUTPUT VOLTAGE
 vs
 DIFFERENTIAL INPUT VOLTAGE




Figure 17

TYPICAL CHARACTERISTICS

DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
LOAD RESISTANCE




Figure 18

LARGE-SIGNAL DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE MARGIN
vs
FREQUENCY




Figure 19

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN
 VS
 FREQUENCY




Figure 20

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION
 VS
 FREE-AIR TEMPERATURE




Figure 21

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION
 VS
 FREE-AIR TEMPERATURE








Figure 22

TYPICAL CHARACTERISTICS



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS

SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

**SUPPLY-VOLTAGE REJECTION RATIO
vs
FREQUENCY**




Figure 27

**SUPPLY-VOLTAGE REJECTION RATIO
vs
FREQUENCY**




Figure 28

**SUPPLY-VOLTAGE REJECTION RATIO
vs
FREE-AIR TEMPERATURE**




Figure 29

**SUPPLY CURRENT
vs
SUPPLY VOLTAGE**








Figure 30

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS

VOLTAGE-FOLLOWER
 LARGE-SIGNAL PULSE RESPONSE




Figure 35

VOLTAGE-FOLLOWER
 LARGE-SIGNAL PULSE RESPONSE




Figure 36

INVERTING SMALL-SIGNAL PULSE RESPONSE




Figure 37

INVERTING SMALL-SIGNAL PULSE RESPONSE








Figure 38

TYPICAL CHARACTERISTICS



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

**NOISE VOLTAGE
OVER A 10-SECOND PERIOD**




Figure 43

**TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY**




Figure 44

**TOTAL HARMONIC DISTORTION PLUS NOISE
vs
FREQUENCY**




Figure 45

**GAIN-BANDWIDTH PRODUCT
vs
FREE-AIR TEMPERATURE**








Figure 46



TYPICAL CHARACTERISTICS



TLV2442, TLV2442A, TLV2442Y
Advanced LinCMOS™ RAIL-TO-RAIL OUTPUT
WIDE-INPUT-VOLTAGE DUAL OPERATIONAL AMPLIFIERS
 SLOS169A – NOVEMBER 1996 – REVISED FEBRUARY 1997

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using *PSpice™ Parts™* model generation software. The Boyle macromodel (see Note 5) and subcircuit in Figure 53 were generated using the TLV2442 typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 51. Boyle Macromodel and Subcircuit

PSpice and *Parts* are registered trademarks of MicroSim Corporation.



μA741, μA741Y GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094A – NOVEMBER 1970 – REVISED JANUARY 1992

- Short-Circuit Protection
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- Low Power Consumption
- No Latch-Up
- Designed to Be Interchangeable With Fairchild μA741


description

The μA741 is a general-purpose operational amplifier featuring offset-voltage null capability.


The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 2.

The μA741C is characterized for operation from 0°C to 70°C. The μA741I is characterized for operation from -40°C to 85°C. The μA741M is characterized for operation over the full military temperature range of -55°C to 125°C.


symbol




μA741M ... J PACKAGE
(TOP VIEW)




μA741M ... JG PACKAGE
μA741C, μA741I ... D, P, OR PW PACKAGE
(TOP VIEW)



μA741M ... U PACKAGE
(TOP VIEW)



μA741M ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

6-909

μ A741, μ A741Y GENERAL-PURPOSE OPERATIONAL AMPLIFIERS


SLOS094A – NOVEMBER 1970 – REVISED JANUARY 1992

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES							CHIP FORM (Y)
	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	FLAT PACK (U)	
0°C to 70°C	μ A741CD				μ A741CP	μ A741CPW		μ A741Y
-40°C to 85°C	μ A741ID				μ A741IP			
-55°C to 125°C		μ A741MFK	μ A741MJ	μ A741MJG			μ A741MU	

The D package is available taped and reeled. Add the suffix R (e.g., μ A741CDR).

schematic




Component Count	
Transistors	22
Resistors	11
Diode	1
Capacitor	1

μ A741, μ A741Y GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094A – NOVEMBER 1970 – REVISED JANUARY 1992

μ A741Y chip information

This chip, when properly assembled, displays characteristics similar to the μ A741C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



μ A741, μ A741Y GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094A – NOVEMBER 1970 – REVISED JANUARY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	μ A741C	μ A741I	μ A741M	UNIT
Supply voltage, V_{CC+} (see Note 1)	18	22	22	V
Supply voltage, V_{CC-} (see Note 1)	-18	-22	-22	V
Differential input voltage, V_{ID} (see Note 2)	± 15	± 30	± 30	V
Input voltage, V_I any input (see Notes 1 and 3)	± 15	± 15	± 15	V
Voltage between offset null (either OFFSET N1 or OFFSET N2) and V_{CC-}	± 15	± 0.5	± 0.5	V
Duration of output short circuit (see Note 4)	unlimited	unlimited	unlimited	
Continuous total power dissipation	See Dissipation Rating Table			
Operating free-air temperature range, T_A	0 to 70	-40 to 85	-55 to 125	$^{\circ}$ C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	$^{\circ}$ C
Case temperature for 60 seconds	FK package		260	$^{\circ}$ C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J, JG, or U package		300	$^{\circ}$ C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D, P, or PW package		260	$^{\circ}$ C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 4. The output may be shorted to ground or either power supply. For the μ A741M only, the unlimited duration of the short circuit applies at (or below) 125 $^{\circ}$ C case temperature or 75 $^{\circ}$ C free-air temperature.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^{\circ}$ C POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^{\circ}$ C POWER RATING	$T_A = 85^{\circ}$ C POWER RATING	$T_A = 125^{\circ}$ C POWER RATING
D	500 mW	5.8 mW/ $^{\circ}$ C	64 $^{\circ}$ C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/ $^{\circ}$ C	105 $^{\circ}$ C	500 mW	500 mW	275 mW
J	500 mW	11.0 mW/ $^{\circ}$ C	105 $^{\circ}$ C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/ $^{\circ}$ C	90 $^{\circ}$ C	500 mW	500 mW	210 mW
P	500 mW	N/A	N/A	500 mW	500 mW	N/A
PW	525 mW	4.2 mW/ $^{\circ}$ C	25 $^{\circ}$ C	336 mW	N/A	N/A
U	500 mW	5.4 mW/ $^{\circ}$ C	57 $^{\circ}$ C	432 mW	351 mW	135 mW

μA741, μA741Y GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094A – NOVEMBER 1970 – REVISED JANUARY 1992

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	μA741C			μA741I, μA741M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$	25°C		1	6		1	5	mV
		Full range			7.5			6	
$\Delta V_{IO}(\text{adj})$ Offset voltage adjust range	$V_O = 0$	25°C		±15			±15		mV
I_{IO} Input offset current	$V_O = 0$	25°C		20	200		20	200	nA
		Full range			300			500	
I_{IB} Input bias current	$V_O = 0$	25°C		80	500		80	500	nA
		Full range			800			1500	
V_{ICR} Common-mode input voltage range		25°C		±12	±13		±12	±13	V
		Full range		±12			±12		
V_{OM} Maximum peak output voltage swing	$R_L = 10$ kΩ	25°C		±12	±14		±12	±14	V
	$R_L \geq 10$ kΩ	Full range		±12			±12		
	$R_L = 2$ kΩ	25°C		±10	±13		±10	±13	
	$R_L \geq 2$ kΩ	Full range		±10			±10		
A_{VD} Large-signal differential voltage amplification	$R_L \geq 2$ kΩ	25°C		20	200		50	200	V/mV
	$V_O = \pm 10$ V	Full range		15			25		
r_i Input resistance		25°C		0.3	2		0.3	2	MΩ
r_o Output resistance	$V_O = 0$, See Note 5	25°C			75			75	Ω
C_i Input capacitance		25°C			1.4			1.4	pF
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}$	25°C		70	90		70	90	dB
		Full range		70			70		
k_{SVS} Supply voltage sensitivity ($\Delta V_{IO}/\Delta V_{CC}$)	$V_{CC} = \pm 9$ V to ± 15 V	25°C		30	150		30	150	μV/V
		Full range			150			150	
I_{OS} Short-circuit output current		25°C		±25	±40		±25	±40	mA
I_{CC} Supply current	$V_O = 0$, No load	25°C		1.7	2.8		1.7	2.8	mA
		Full range			3.3			3.3	
P_D Total power dissipation	$V_O = 0$, No load	25°C		50	85		50	85	mW
		Full range			100			100	

† All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the μA741C is 0°C to 70°C, the μA741I is -40°C to 85°C, and the μA741M is -55°C to 125°C.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

operating characteristics, $V_{CC\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	μA741C			μA741I, μA741M			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t_r Rise time	$V_I = 20$ mV, $R_L = 2$ kΩ,		0.3			0.3		μs
	$C_L = 100$ pF, See Figure 1							
Overshoot factor			5%			5%		
SR Slew rate at unity gain	$V_I = 10$ V, $R_L = 2$ kΩ, $C_L = 100$ pF, See Figure 1		0.5			0.5		V/μs



μ A741, μ A741Y GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094A - NOVEMBER 1970 - REVISED JANUARY 1992

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	μ A741Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0$		1	6	mV
$\Delta V_{IO(\text{adj})}$ Offset voltage adjust range	$V_O = 0$		± 15		mV
I_{IO} Input offset current	$V_O = 0$		20	200	nA
I_{IB} Input bias current	$V_O = 0$		80	500	nA
V_{ICR} Common-mode input voltage range		± 12	± 13		V
V_{OM} Maximum peak output voltage swing	$R_L = 10$ k Ω	± 12	± 14		V
	$R_L = 2$ k Ω	± 10	± 13		
A_{VD} Large-signal differential voltage amplification	$R_L \geq 2$ k Ω	20	200		V/mV
r_i Input resistance		0.3	2		M Ω
r_o Output resistance	$V_O = 0$, See Note 5		75		Ω
C_i Input capacitance			1.4		pF
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}$	70	90		dB
k_{SVS} Supply voltage sensitivity ($\Delta V_{IO}/\Delta V_{CC}$)	$V_{CC} = \pm 9$ V to ± 15 V		30	150	$\mu\text{V/V}$
I_{OS} Short-circuit output current			± 25	± 40	mA
I_{CC} Supply current	$V_O = 0$, No load		1.7	2.8	mA
P_D Total power dissipation	$V_O = 0$, No load		50	85	mW

† All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

operating characteristics, $V_{CC\pm} = \pm 15$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	μ A741Y			UNIT
		MIN	TYP	MAX	
t_r Rise time	$V_i = 20$ mV, $R_L = 2$ k Ω ,		0.3		μs
Overshoot factor	$C_L = 100$ pF, See Figure 1		5%		
SR Slew rate at unity gain	$V_i = 10$ V, $R_L = 2$ k Ω , $C_L = 100$ pF, See Figure 1		0.5		V/ μs

PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise Time, Overshoot, and Slew Rate

APPLICATION INFORMATION

Figure 2 shows a diagram for an input offset voltage null circuit.




Figure 2. Input Offset Voltage Null Circuit

μ A741, μ A741Y
GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094A – NOVEMBER 1970 – REVISED JANUARY 1992

TYPICAL CHARACTERISTICS†

INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE




Figure 3

INPUT BIAS CURRENT
vs
FREE-AIR TEMPERATURE




Figure 4

MAXIMUM PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE




Figure 5

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

**MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREQUENCY**




Figure 6

**OPEN-LOOP SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
SUPPLY VOLTAGE**




Figure 7

**OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
FREQUENCY**




Figure 8

μ A741, μ A741Y
GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094A – NOVEMBER 1970 – REVISED JANUARY 1992

TYPICAL CHARACTERISTICS

**COMMON-MODE REJECTION RATIO
 vs
 FREQUENCY**




Figure 9

**OUTPUT VOLTAGE
 vs
 ELAPSED TIME**




Figure 10

**VOLTAGE-FOLLOWER
 LARGE-SIGNAL PULSE RESPONSE**




Figure 11



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

General Information (Volume A)	1
Audio Power Amplifiers	2
Operational Amplifiers	3
Mechanical Data	4
General Information (Volume B)	5
Operational Amplifiers (Continued)	6
Comparators	7
Special Functions	8
Mechanical Data	9

7

Comparators

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992


- **Fast Response Times**
- **Strobe Capability**
- **Maximum Input Bias Current . . . 300 nA**
- **Maximum Input Offset Current . . . 70 nA**
- **Can Operate From Single 5-V Supply**
- **Designed to Be Interchangeable With National Semiconductor LM111, LM211, and LM311**

description

The LM111, LM211, and LM311 are single high-speed voltage comparators. These devices are designed to operate from a wide range of power supply voltages, including $\pm 15\text{-V}$ supplies for operational amplifiers and 5-V supplies for logic systems. The output levels are compatible with most TTL and MOS circuits. These comparators are capable of driving lamps or relays and switching voltages up to 50 V at 50 mA. All inputs and outputs can be isolated from system ground. The outputs can drive loads referenced to ground, V_{CC+} or V_{CC-} . Offset balancing and strobe capabilities are available, and the outputs can be wire-OR connected. If the strobe is low, the output will be in the off state regardless of the differential input.


The LM111 is characterized for operation over the full military range of -55°C to 125°C . The LM211 is characterized for operation from -40°C to 85°C , and the LM311 is characterized for operation from 0°C to 70°C .

functional block diagram



LM111 . . . J PACKAGE


(TOP VIEW)



LM111 . . . JG PACKAGE


LM211, LM311 . . . D, DB, P, OR PW PACKAGE

(TOP VIEW)




LM111 . . . U PACKAGE

(TOP VIEW)



LM111 . . . FK PACKAGE

(TOP VIEW)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES


SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

AVAILABLE OPTIONS

T _A	V _{IO} max at 25°C	PACKAGED DEVICES								CHIP FORM (Y)
		SMALL OUTLINE (D)†	SSOP (DB)	CHIP CARRIER (FK)	CERAMIC DIP (J)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	FLATPACK (U)	
0°C to 70°C	7.5 mV	LM311D	LM311DBLE				LM311P	LM311PWLE		LM311Y
-40°C to 85°C	3 mV	LM211D					LM211P			
-55°C to 125°C	3 mV			LM111FK	LM111J	LM111JG			LM111U	

† The D package is available taped and reeled. Add the suffix R (e.g., LM311DR). The DB and PW packages are only available left-end taped and reeled.

schematic



Component Count	
Resistors	20
Diodes	2
Epifet	1
Transistors	22

All resistor values shown are nominal.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

LM311Y chip information

This chip, when properly assembled, displays characteristics similar to the LM311. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	18 V
Supply voltage, V_{CC-} (see Note 1)	-18 V
Supply voltage, $V_{CC+} - V_{CC-}$	36 V
Differential input voltage, V_{ID} (see Note 2)	± 30 V
Input voltage, V_I (either input, see Notes 1 and 3)	± 15 V
Voltage from emitter output to V_{CC-}	30 V
Voltage from collector output to V_{CC-} :	
LM111	50 V
LM211	50 V
LM311	40 V
Duration of output short circuit (see Note 4)	10 s
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A :	
LM111	-55°C to 125°C
LM211	-40°C to 85°C
LM311	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: J, JG, or U package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: D, DB, P, or PW package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or ± 15 V, whichever is less.
 4. The output may be shorted to ground or either power supply.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	–
DB or PW	500 mW	4.2 mW/°C	31°C	336 mW	–	–
FK	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
J	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
P	500 mW	8.0 mW/°C	88°C	500 mW	500 mW	–
U	500 mW	5.4 mW/°C	57°C	432 mW	351 mW	135 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, $V_{CC+} - V_{CC-}$	3.5	30	V
Input voltage ($ V_{CC\pm} \leq 15$ V)	$V_{CC-} + 0.5$	$V_{CC+} - 1.5$	V
Operating free-air temperature range, T_A	LM111	-55	125
	LM211	-40	85
	LM311	0	70
			°C



LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	LM111, LM211			LM311			UNIT	
			MIN	TYP‡	MAX	MIN	TYP‡	MAX		
V_{IO} Input offset voltage	See Note 5	25°C	0.7 3			2 7.5			mV	
		Full range	4			10				
I_{IO} Input offset current	See Note 5	25°C	4 10			6 50			nA	
		Full range	20			70				
I_{IB} Input bias current	$V_O = 1\text{ V to } 14\text{ V}$	25°C	75 100			100 250			nA	
		Full range	150			300				
$I_{IL(S)}$ Low-level strobe current (see Note 6)	$V(\text{strobe}) = 0.3\text{ V}, V_{ID} \leq -10\text{ mV}$	25°C	-3			-3			mA	
V_{ICR} Common-mode input voltage range		Full range	13 to -14.5	13.8 to -14.7		13 to -14.5	13.8 to -14.7		V	
A_{VD} Large-signal differential voltage amplification	$V_O = 5\text{ V to } 35\text{ V}, R_L = 1\text{ k}\Omega$	25°C	40	200		40	200		V/mV	
I_{OH} High-level (collector) output current	$I(\text{strobe}) = -3\text{ mA}, V_{ID} = 5\text{ mV}, V_{OH} = 35\text{ V}$	25°C	0.2 10						nA	
		Full range	0.5						μA	
V_{OL} Low-level (collector-to-emitter) output voltage	$I_{OL} = 50\text{ mA}$	$V_{ID} = -5\text{ mV}$	25°C	0.75	1.5				V	
		$V_{ID} = -10\text{ mV}$	25°C				0.75	1.5		
	$V_{CC+} = 4.5\text{ V}, V_{CC-} = 0, I_{OL} = 8\text{ mA}$	$V_{ID} = -6\text{ mV}$	Full range	0.23 0.4						
		$V_{ID} = -10\text{ mV}$	Full range				0.23 0.4			
I_{CC+} Supply current from V_{CC+} , output low	$V_{ID} = -10\text{ mV},$ No load	25°C	5.1 6			5.1 7.5			mA	
I_{CC-} Supply current from V_{CC-} , output high	$V_{ID} = 10\text{ mV},$ No load	25°C	-4.1 -5			-4.1 -5			mA	

† Unless otherwise noted, all characteristics are measured with BALANCE and BAL/STRB open and the emitter output grounded.

Full range for LM111 is -55°C to 125°C , for LM211 is -40°C to 85°C , and for LM311 is 0°C to 70°C .

‡ All typical values are at $T_A = 25^\circ\text{C}$.

NOTES: 5. The offset voltages and offset currents given are the maximum values required to drive the collector output up to 14 V or down to 1 V with a pullup resistor of $7.5\text{ k}\Omega$ to V_{CC+} . These parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.

6. The strobe should not be shorted to ground; it should be current driven at -3 mA to -5 mA (see Figures 13 and 27).

switching characteristics, $V_{CC\pm} = \pm 15\text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LM111, LM211, LM311			UNIT
		MIN	TYP	MAX	
Response time, low-to-high-level output	$R_C = 500\ \Omega$ to $5\text{ V}, C_L = 5\text{ pF},$ See Note 7	115			ns
Response time, high-to-low-level output		165			ns

NOTE 7: The response time specified is for a 100-mV input step with 5-mV overdrive and is the interval between the input step function and the instant when the output crosses 1.4 V.

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

electrical characteristics at $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITION†	LM311Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	See Note 5		2	7.5	mV
I_{IO} Input offset current	See Note 5		6	50	nA
I_{IB} Input bias current	$V_O = 1\text{ V to }14\text{ V}$		100	250	nA
$I_{IL(S)}$ Low-level strobe current (see Note 6)	$V_{(strobe)} = 0.3\text{ V}, V_{ID} \leq -10\text{ mV}$		-3		mA
V_{ICR} Common-mode input voltage range		13 to -14.5	13.8 to -14.7		V
A_{VD} Large-signal differential voltage amplification	$V_O = 5\text{ V to }35\text{ V}, R_L = 1\text{ k}\Omega$	40	200		V/mV
I_{OH} High-level (collector) output current	$I_{strobe} = -3\text{ mA}, V_{ID} = 5\text{ mV}, V_{OH} = 35\text{ V}$		0.2	50	nA
V_{OL} Low-level (collector-to-emitter) output voltage	$I_{OL} = 50\text{ mA}, V_{ID} = -10\text{ mV}$		0.75	1.5	V
I_{CC+} Supply current from V_{CC+} , output low	$V_{ID} = -10\text{ mV}, \text{ No load}$		5.1	7.5	mA
I_{CC-} Supply current from V_{CC-} , output low	$V_{ID} = 10\text{ mV}, \text{ No load}$		-4.1	-5	mA

† Unless otherwise noted, all characteristics are measured with BALANCE and BAL/STRB open and the emitter output grounded.

NOTES: 5. The offset voltages and offset currents given are the maximum values required to drive the collector output up to 14 V or down to 1 V with a pullup resistor of 7.5 k Ω to V_{CC+} . These parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.

6. The strobe should not be shorted to ground; it should be current driven at -3 mA to -5 mA (see Figures 13 and 27).

switching characteristics, $V_{CC\pm} = \pm 15\text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LM311Y			UNIT
		MIN	TYP	MAX	
Response time, low-to-high-level output	$R_C = 500\ \Omega \text{ to } 5\text{ V}, C_L = 5\text{ pF}, \text{ See Note 7}$		115		ns
Response time, high-to-low-level output			165		ns

NOTE 7: The response time specified is for a 100-mV input step with 5-mV overdrive and is the interval between the input step function and the instant when the output crosses 1.4 V.



LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

TYPICAL CHARACTERISTICS†




Figure 1




Figure 2

NOTE A: Condition 1 is with BALANCE and BAL/STRB open. Condition 2 is with BALANCE and BAL/STRB connected to V_{CC+} .





Figure 3

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A - SEPTEMBER 1973 - REVISED FEBRUARY 1992

TYPICAL CHARACTERISTICS

OUTPUT RESPONSE FOR
VARIOUS INPUT OVERDRIVES




Figure 4

OUTPUT RESPONSE FOR
VARIOUS INPUT OVERDRIVES





Figure 5



TEST CIRCUIT FOR FIGURES 4 AND 5

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

TYPICAL CHARACTERISTICS

OUTPUT RESPONSE FOR
VARIOUS INPUT OVERDRIVES




Figure 6

OUTPUT RESPONSE FOR
VARIOUS INPUT OVERDRIVES





Figure 7



TEST CIRCUIT FOR FIGURES 6 AND 7

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

TYPICAL CHARACTERISTICS




Figure 8




Figure 9




Figure 10

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A - SEPTEMBER 1973 - REVISED FEBRUARY 1992

APPLICATION INFORMATION

Figure 11 through Figure 29 show various applications for the LM111, LM211, and LM311 comparators.




Figure 11. 100-kHz Free-Running Multivibrator




Figure 12. Offset Balancing




Figure 13. Strobing





Figure 14. Zero-Crossing Detector



† Resistor values shown are for a 0-to-30-V logic swing and a 15-V threshold.
‡ May be added to control speed and reduce susceptibility to noise spikes.

Figure 15. TTL Interface With High-Level Logic

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A - SEPTEMBER 1973 - REVISED FEBRUARY 1992

APPLICATION INFORMATION




Figure 16. Detector for Magnetic Transducer




Figure 17. 100-kHz Crystal Oscillator





Figure 18. Comparator and Solenoid Driver



†Typical input current is 50 pA with inputs strobed off.

Figure 19. Strobing Both Input and Output Stages Simultaneously




Figure 20. Low-Voltage Adjustable Reference Supply




Figure 21. Zero-Crossing Detector Driving MOS Logic

APPLICATION INFORMATION




Figure 22. Precision Squarer




Figure 23. Digital Transmission Isolator




Figure 24. Positive-Peak Detector

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A – SEPTEMBER 1973 – REVISED FEBRUARY 1992

APPLICATION INFORMATION






Figure 25. Negative-Peak Detector



† R1 sets the comparison level. At comparison, the photodiode has less than 5 mV across it decreasing dark current by an order of magnitude.

Figure 26. Precision Photodiode Comparator



‡ Transient voltage and inductive kickback protection

Figure 27. Relay Driver With Strobe

LM111, LM211, LM311, LM311Y DIFFERENTIAL COMPARATORS WITH STROBES

SLCS007A - SEPTEMBER 1973 - REVISED FEBRUARY 1992

APPLICATION INFORMATION




Figure 28. Switching Power Amplifier




Figure 29. Switching Power Amplifiers

LM139, LM139A, LM239, LM239A, LM339 LM339A, LM339Y, LM2901, LM2901Q QUAD DIFFERENTIAL COMPARATORS

SLCS006C – OCTOBER 1979 – REVISED NOVEMBER 1996


- Single Supply or Dual Supplies
- Wide Range of Supply Voltage
2 V to 36 V
- Low Supply-Current Drain Independent of Supply Voltage . . . 0.8 mA Typ
- Low Input Bias Current . . . 25 nA Typ
- Low Input Offset Current . . . 3 nA Typ (LM139)
- Low Input Offset Voltage . . . 2 mV Typ
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage . . . ± 36 V
- Low Output-Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

description


These devices consist of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies is also possible as long as the difference between the two supplies is 2 V to 36 V and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wire-AND relationships.

The LM139 and LM139A are characterized for operation from -55°C to 125°C . The LM239 and LM239A are characterized for operation from -25°C to 125°C . The LM339 and LM339A are characterized for operation from 0°C to 70°C . The LM2901 and LM2901Q are characterized for operation from -40°C to 125°C .

D, DB, J, N, OR PW PACKAGE
(TOP VIEW)




FK PACKAGE
(TOP VIEW)



NC – No internal connection

symbol (each comparator)



LM139, LM139A, LM239, LM239A, LM339
LM339A, LM339Y, LM2901, LM2901Q
QUAD DIFFERENTIAL COMPARATORS
 SLCS006C – OCTOBER 1979 – REVISED NOVEMBER 1996

AVAILABLE OPTIONS


T _A	V _{IOmax} at 25°C	PACKAGED DEVICES						CHIP FORM (Y) [§]
		SMALL OUTLINE (D) [†]	SSOP (DB) [‡]	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW) [‡]	
0°C to 70°C	5 mV 2 mV	LM339D LM339AD	LM339DBLE —	—	—	LM339N LM339AN	LM339PWLE —	LM339Y
-25°C to 85°C	5 mV 2 mV	LM239D LM239AD	—	—	—	LM239N LM239AN	—	—
-40°C to 125°C	7 mV	LM2901D LM2901QD	LM2901DBLE —	—	—	LM2901QN	LM2901PWLE —	—
-55°C to 125°C	5 mV 2 mV	LM139D LM139AD	—	LM139AFK	LM139J LM139AJ	LM139N LM139AN	—	—

[†] The D package is available taped and reeled. Add the suffix R to the device type (e.g., LM339DR).

[‡] The DB and PW packages are only available left-end taped and reeled.

[§] Chips are tested at 25°C (see electrical characteristics).


schematic (each comparator)



All current values shown are nominal.

LM339Y chip information

This chip, when properly assembled, displays characteristics similar to the LM339. Thermal compression or ultrasonic bonding can be used on the doped-aluminum bonding pads. Chips can be mounted with conductive epoxy or a gold-silicon preform.



**LM139, LM139A, LM239, LM239A, LM339
LM339A, LM339Y, LM2901, LM2901Q
QUAD DIFFERENTIAL COMPARATORS**

SLCS006C – OCTOBER 1979 – REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	36 V
Differential input voltage, V_{ID} (see Note 2)	± 36 V
Input voltage range, V_I (either input)	-0.3 V to 36 V
Output voltage, V_O	36 V
Output current, I_O	20 mA
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : LM139, LM139A	-55°C to 125°C
LM239, LM239A	-25°C to 85°C
LM339, LM339A	0°C to 70°C
LM2901, LM2901Q	-40°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, DB, N, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at $IN+$ with respect to $IN-$.
3. Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	900 mW	7.6 mW/°C	31°C	608 mW	494 mW	—
DB	775 mW	6.2 mW/°C	25°C	496 mW	403 mW	155 mW
FK	900 mW	11.0 mW/°C	68°C	880 mW	715 mW	275 mW
J	900 mW	11.0 mW/°C	68°C	880 mW	715 mW	275 mW
N	900 mW	9.2 mW/°C	52°C	736 mW	598 mW	—
PW	700 mW	5.6 mW/°C	25°C	448 mW	364 mW	140 mW



electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	LM139			LM139A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{CC} = 5\text{ V to } 30\text{ V}, V_{IC} = V_{ICRmin}, V_O = 1.4\text{ V}$	25°C		2	5		1	2	mV
		-55°C to 125°C			9			4	
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		3	25		3	25	nA
		-55°C to 125°C			100			100	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-25	-100		-25	-100	nA
		-55°C to 125°C			-300			-300	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC}-1.5$			0 to $V_{CC}-1.5$			V
		-55°C to 125°C	0 to $V_{CC}-2$			0 to $V_{CC}-2$			
A_{VD} Large-signal differential voltage amplification	$V_{CC} \pm \pm 7.5\text{ V}, V_O = -5\text{ V to } 5\text{ V}$	25°C		200		50	200	V/mV	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C		0.1		0.1	nA	
		$V_{OH} = 30\text{ V}$	-55°C to 125°C			1		1	μA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}, I_{OL} = 4\text{ mA}$	25°C		150	400		150	400	mV
		-55°C to 125°C			700			700	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}, V_{OL} = 1.5\text{ V}$	25°C		6	16		6	16	mA
I_{CC} Supply current (four comparators)	$V_O = 2.5\text{ V}, \text{No load}$	25°C		0.8	2		0.8	2	mA

† All characteristics are measured with zero common-mode input voltage unless otherwise specified.

switching characteristics, $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LM139, LM139A			UNIT
		MIN	TYP	MAX	
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}^\ddagger$, See Note 4	100-mV input step with 5-mV overdrive			μs
		TTL-level input step			

‡ C_L includes probe and jig capacitance.

NOTE 4: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	LM239, LM339			LM239A, LM339A			LM2901, LM2901Q			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{CC} = 5\text{ V to }30\text{ V}$, $V_{IC} = V_{ICRmin}$, $V_O = 1.4\text{ V}$	25°C		2	5		1	3		2	7	mV
		Full range			9			4			15	
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50		5	50		5	50	nA
		Full range			150			150			200	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-25	-250		-25	-250		-25	-250	nA
		Full range			-400			-400			-500	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC}-1.5$			0 to $V_{CC}-1.5$			0 to $V_{CC}-1.5$			V
		Full range	0 to $V_{CC}-2$			0 to $V_{CC}-2$			0 to $V_{CC}-2$			
A_{VD} Large-signal differential voltage amplification	$V_{CC} = 15\text{ V}$, $V_O = 1.4\text{ V to }11.4\text{ V}$, $R_L \geq 15\text{ k}\Omega$ to V_{CC}	25°C	50	200		50	200		25	100	V/mV	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C	0.1	50		0.1	50		0.1	50	nA
		$V_{OH} = 30\text{ V}$	Full range		1			1			1	μA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	25°C		150	400		150	400		150	500	mV
		Full range			700			700			700	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	6	16		6	16		6	16	mA	
I_{CC} Supply current (four comparators)	$V_O = 2.5\text{ V}$, No load	25°C		0.8	2		0.8	2		0.8	2	mA
	$V_{CC} = 30\text{ V}$, $V_O = 2.5\text{ V}$, No load									1	2.5	

† Full range (MIN to MAX) for LM239 and LM239A is -25°C to 85°C, for LM339 and LM339A is 0°C to 70°C, and for LM2901 is -40°C to 125°C. All characteristics are measured with zero common-mode input voltage unless otherwise specified.

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LM239, LM239A LM339, LM339A LM2901, LM2901Q			UNIT
		MIN	TYP	MAX	
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ †, See Note 4	100-mV input step with 5-mV overdrive			1.3
		TTL-level input step			0.3

† C_L includes probe and jig capacitance.

NOTE 4: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

LM139, LM139A, LM239, LM239A, LM339
LM339A, LM339Y, LM2901, LM2901Q
QUAD DIFFERENTIAL COMPARATORS

SLCS006C – OCTOBER 1979 – REVISED NOVEMBER 1996

electrical characteristics at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	LM339Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{CC} = 5\text{ V to }30\text{ V}$, $V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$,		2	5	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-25	-250	nA
V_{ICR} Common-mode input voltage range		0 to $V_{CC}-1.5$			V
A_{VD} Large-signal differential voltage amplification	$V_{CC} = 15\text{ V}$, $R_L \geq 15\text{ k}\Omega$ to V_{CC} $V_O = 1.4\text{ V to }11.4\text{ V}$,	25	100		V/mV
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$		0.1	50	nA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$		150	400	mV
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	6	16		mA
I_{CC} Supply current (four comparators)	$V_O = 2.5\text{ V}$, No load		0.8	2	mA
	$V_O = 30\text{ V}$, No load $V_O = 15\text{ V}$,		1	2.5	

† All characteristics are measured with zero common-mode input voltage unless otherwise specified.

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LM339Y			UNIT
		MIN	TYP	MAX	
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ †, See Note 4	100-mV input step with 5-mV overdrive			μs
		TTL-level input step			

† C_L includes probe and jig capacitance.

NOTE 4: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

LM193, LM293, LM293A, LM393
LM393A, LM393Y, LM2903, LM2903Q
DUAL DIFFERENTIAL COMPARATORS
 SLCS005C – JUNE 1978 – REVISED SEPTEMBER 1996


- Single Supply or Dual Supplies
- Wide Range of Supply Voltage . . . 2 to 36 V
- Low Supply Current Drain Independent of Supply Voltage . . . 0.5 mA Typ
- Low Input Bias Current . . . 25 nA Typ
- Low Input Offset Current . . . 3 nA Typ (LM193)
- Low Input Offset Voltage . . . 2 mV Typ
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage . . . ± 36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

description


These devices consist of two independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies is also possible as long as the difference between the two supplies is 2 V to 36 V and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

The LM193 is characterized for operation from -55°C to 125°C . The LM293 and LM293A are characterized for operation from -25°C to 85°C . The LM393 and LM393A are characterized for operation from 0°C to 70°C . The LM2903 and LM2903Q are characterized for operation from -40°C to 125°C and is manufactured to demanding automotive requirements.


symbol (each comparator)



D, DB, JG, P, OR PW PACKAGE (TOP VIEW)



FK PACKAGE (TOP VIEW)



NC – No internal connection

LM193, LM293, LM293A, LM393
LM393A, LM393Y, LM2903, LM2903Q
DUAL DIFFERENTIAL COMPARATORS

SLCS005C - JUNE 1976 - REVISED SEPTEMBER 1996

AVAILABLE OPTIONS

T _A	V _{IO} max at 25°C	PACKAGED DEVICES						CHIP FORM (Y) [§]
		SMALL OUTLINE (D) [†]	SSOP (DB) [‡]	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW) [‡]	
0°C to 70°C	5 mV	LM393D	LM393DB	—	—	LM393P	LM393PW	LM393Y
	2 mV	LM393AD	—	—	—	LM393AP	—	
-25°C to 85°C	5 mV	LM293D	—	—	—	LM293P	—	—
	2 mV	LM293AD	—	—	—	LM293AP	—	
-40°C to 125°C	7 mV	LM2903D	LM2903DB	—	—	LM2903P	LM2903PW	—
		LM2903QD	—	—	—	LM2903QP	—	
-55°C to 125°C	5 mV	LM193D	—	LM193FK	LM193JG	LM193P	—	—


[†] The D package is available taped and reeled. Add the suffix R (e.g., LM393DR).

[‡] The DB and PW packages are only available left-end taped and reeled. Add suffix LE (e.g., LM393DBLE).

[§] Chips are tested at 25°C (see LM393Y for electrical characteristics).


LM393Y chip information

This chip, when properly assembled, displays characteristics similar to the LM393. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



LM193, LM293, LM293A, LM393
LM393A, LM393Y, LM2903, LM2903Q
DUAL DIFFERENTIAL COMPARATORS
 SLCS005C – JUNE 1976 – REVISED SEPTEMBER 1996

schematic (each comparator)



Component Count	
Epi-SET	1
Diodes	2
Resistors	2
Transistors	30

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	36 V
Differential input voltage, V_{ID} (see Note 2)	± 36 V
Input voltage range, V_I (either input)	-0.3 V to 36 V
Output voltage, V_O	36 V
Output current, I_O	20 mA
Duration of output short-circuit to ground (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : LM193	-55°C to 125°C
LM293, LM293A	-25°C to 85°C
LM393, LM393A	0°C to 70°C
LM2903, LM2903Q	-40°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, DB, P, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground.
 2. Differential voltages are at IN+ with respect to IN-.
 3. Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	25°C	464 mW	377 mW	145 mW
DB	525 mW	4.2 mW/°C	25°C	336 mW	273 mW	N/A
FK	900 mW	11.0 mW/°C	68°C	880 mW	715 mW	275 mW
JG	900 mW	8.4 mW/°C	43°C	672 mW	546 mW	210 mW
P	900 mW	8.0 mW/°C	37°C	640 mW	520 mW	200 mW
PW	525 mW	4.2 mW/°C	25°C	336 mW	273 mW	N/A


electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	LM193			LM293, LM393			LM293A, LM393A			LM2903, LM2903Q			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{CC} = 5\text{ V}$ to 30 V , $V_O = 1.4\text{ V}$, $V_{IC} = V_{IC\text{ min}}$	25°C		2	5		2	5		1	3		2	7	mV
		Full range			9			9			4			15	
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		3	25		5	50		5	50		5	50	nA
		Full range			100			250			150			200	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-25	-100		-25	-250		-25	-250		-25	-250	nA
		Full range			-300			-400			-400			-500	
V_{IO} Common-mode input voltage range‡		25°C	0 to $V_{CC}-1.5$			0 to $V_{CC}-1.5$			0 to $V_{CC}-1.5$			0 to $V_{CC}-1.5$			V
		Full range	0 to $V_{CC}-2$			0 to $V_{CC}-2$			0 to $V_{CC}-2$			0 to $V_{CC}-2$			
A_{VD} Large-signal differential voltage amplification	$V_{CC} = 15\text{ V}$, $V_O = 1.4\text{ V}$ to 11.4 V , $R_L \geq 15\text{ k}\Omega$ to V_{CC}	25°C	50	200		50	200		50	200		25	100	V/mV	
I_{OH} High-level output current	$V_{OH} = 5\text{ V}$, $V_{ID} = 1\text{ V}$	25°C		0.1			0.1	50		0.1	50		0.1	50	nA
	$V_{OH} = 30\text{ V}$, $V_{ID} = 1\text{ V}$	Full range			1			1			1			1	μA
V_{OL} Low-level output voltage	$I_{OL} = 4\text{ mA}$, $V_{ID} = -1\text{ V}$	25°C		150	400		150	400		150	400		150	400	mV
		Full range			700			700			700			700	
I_{OL} Low-level output current	$V_{OL} = 1.5\text{ V}$, $V_{ID} = 1\text{ V}$	25°C	6			6			6			6		mA	
I_{CC} Supply current	$R_L = \infty$	$V_{CC} = 5\text{ V}$	25°C	0.8	1		0.8	1		0.8	1		0.8	1	mA
		$V_{CC} = 30\text{ V}$	Full range			2.5			2.5			2.5			

† Full range (MIN or MAX) for LM193 is -55°C to 125°C , for LM293 and LM293A is 25°C to 85°C , for the LM393 and LM393A is 0°C to 70°C , and for LM2903 and LM2903Q is -40°C to 125°C . All characteristics are measured with zero common-mode input voltage unless otherwise specified.

‡ The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is $V_{CC+} - 1.5\text{ V}$, but either or both inputs can go to 30 V without damage.

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LM193, LM293, LM293A LM393, LM393A LM2903, LM2903Q			UNIT
		MIN	TYP	MAX	
Response time	R_L connected to 5 V through $5.1\text{ k}\Omega$, $C_L = 15\text{ pF}$, See Note 4	100-mV input step with 5-mV overdrive			μs
		TTL-level input step			

§ C_L includes probe and jig capacitance.

NOTE 4: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V .

LM193, LM293, LM293A, LM393
LM393A, LM393Y, LM2903, LM2903Q
DUAL DIFFERENTIAL COMPARATORS
SLCS005C – JUNE 1976 – REVISED SEPTEMBER 1996

electrical characteristics at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)


PARAMETER	TEST CONDITIONS	LM393Y			UNIT	
		MIN	TYP†	MAX		
V_{IO} Input offset voltage	$V_{CC} = 5\text{ V to }30\text{ V}$ $V_{IC} = V_{ICRmin}$, $V_O = 1.4\text{ V}$		2	5	mV	
I_{IO} Input offset current			5	50	nA	
I_{IB} Input bias current			-25	-250	nA	
V_{ICR} Common-mode input voltage range	$V_{CC} = 5\text{ V to }30\text{ V}$	0 to $V_{CC}-1.5$			V	
A_{VD} Large-signal differential voltage amplification	$V_{CC} = 15\text{ V}$, $R_L \geq 15\text{ k}\Omega$ to V_{CC}	$V_O = 1.4\text{ V to }11.4\text{ V}$		25	200	V/mV
I_{OH} High-level output current	$V_{OH} = 5\text{ V}$, $V_{ID} = 1\text{ V}$		0.1	50	nA	
V_{OL} Low-level output voltage	$I_{OL} = 4\text{ mA}$, $V_{ID} = -1\text{ V}$		150	400	mV	
I_{OL} Low-level output current	$V_{OL} = 1.5\text{ V}$, $V_{ID} = -1\text{ V}$		6		mA	
I_{CC} Supply current	$R_L = \infty$, $V_{CC} = 5\text{ V}$		0.8	1	mA	

† All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified.

LM306 DIFFERENTIAL COMPARATOR WITH STROBES

SLCS008A – OCTOBER 1979 – REVISED OCTOBER 1991

- **Fast Response Times**
- **Improved Gain and Accuracy**
- **Fanout to 10 Series 54/74 TTL Loads**
- **Strobe Capability**
- **Short-Circuit and Surge Protection**
- **Designed to Be Interchangeable With National Semiconductor LM306**




description

The LM306 is a high-speed voltage comparator with differential inputs, a low-impedance high-sink-current (100 mA) output, and two strobe inputs. This device detects low-level analog or digital signals and can drive digital logic or lamps and relays directly. Short-circuit protection and surge-current limiting is provided.

A low-level input at either strobe causes the output to remain high regardless of the differential input. When both strobe inputs are either open or at a high logic level, the output voltage is controlled by the differential input voltage. The circuit will operate with any negative supply voltage between -3 V and -12 V with little difference in performance.

The LM306 is characterized for operation from 0°C to 70°C.

functional block diagram



AVAILABLE OPTIONS

T _A	V _{IO} max at 25°C	PACKAGE	
		SMALL OUTLINE (D)	PLASTIC DIP (P)
0°C to 70°C	5 mV	LM306D	LM306P

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1991, Texas Instruments Incorporated

LM306 DIFFERENTIAL COMPARATOR WITH STROBES

SLCS008A – OCTOBER 1979 – REVISED OCTOBER 1991

schematic



Resistor values are nominal.

LM306 DIFFERENTIAL COMPARATOR WITH STROBES

SLCS008A – OCTOBER 1979 – REVISED OCTOBER 1991

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	15 V
Supply voltage, V_{CC-} (see Note 1)	-15 V
Differential input voltage, V_{ID} (see Note 2)	± 5 V
Input voltage, V_I (either input, see Notes 1 and 3)	± 7 V
Strobe voltage range (see Note 1)	0 V to V_{CC+}
Output voltage, V_O (see Note 1)	24 V
Voltage from output to V_{CC-}	30 V
Duration of output short circuit to ground (see Note 4)	10 s
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages and the voltage from the output to V_{CC-} , are with respect to the network ground.
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 7 V, whichever is less.
 4. The output may be shorted to ground or either power supply.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING
D	600 mW	5.8 mW/°C	46°C	464 mW
P	600 mW	8.0 mW/°C	75°C	600 mW

LM306

DIFFERENTIAL COMPARATOR WITH STROBES

SLCS008A – OCTOBER 1979 – REVISED OCTOBER 1991

electrical characteristics at specified free-air temperature, $V_{CC+} = 12\text{ V}$, $V_{CC-} = -3\text{ V to } -12\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	T_A ‡	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$R_S \leq 200\ \Omega$	25°C	1.6§		5	mV
			Full range			6.5	
α_{VIO}	Average temperature coefficient of input offset voltage	$R_S = 50\ \Omega$, See Note 5	Full range		5	20	$\mu\text{V}/^\circ\text{C}$
I_{IO}	Input offset current	See Note 5	25°C	1.8		5	μA
			MIN	1		7.5	
			MAX	0.5		5	
α_{IIO}	Average temperature coefficient of input offset current	See Note 5	MIN to 25°C	24		100	nA/°C
			25°C to MAX	15		50	
I_{IB}	Input bias current	$V_O = 0.5\text{ V to } 5\text{ V}$	MIN to 25°C			40	μA
			25°C to MAX			16	
$I_{IL(S)}$	Low-level strobe current	$V(\text{strobe}) = 0.4\text{ V}$	Full range	-1.7	-3.2		mA
$V_{IH(S)}$	High-level strobe voltage		Full range	2.2			V
$V_{IL(S)}$	Low-level strobe voltage		Full range			0.9	V
V_{ICR}	Common-mode input voltage range	$V_{CC-} = -7\text{ V to } -12\text{ V}$	Full range	± 5			V
V_{ID}	Differential input voltage range		Full range	± 5			V
A_{VD}	Large-signal differential voltage amplification	$V_O = 0.5\text{ V to } 5\text{ V}$, No load	25°C	40			V/mV
V_{OH}	High-level output voltage	$I_{OH} = -400\ \mu\text{A}$, $V_{ID} = 8\text{ mV}$	Full range	2.5		5.5	V
V_{OL}	Low-level output voltage	$I_{OL} = 100\text{ mA}$, $V_{ID} = -7\text{ mV}$	25°C	0.8		2	V
		$I_{OL} = 50\text{ mA}$, $V_{ID} = -7\text{ mV}$	Full range			1	
		$I_{OL} = 16\text{ mA}$, $V_{ID} = -8\text{ mV}$	Full range				
I_{OH}	High-level output voltage	$V_{OH} = 8\text{ V to } 24\text{ V}$	$V_{ID} = 7\text{ mV}$	MIN to 25°C		0.02	μA
			$V_{ID} = 8\text{ mV}$	25°C to MAX			
I_{CC+}	Supply current from V_{CC+}	$V_{ID} = -5\text{ mV}$, No load	Full range	6.6		10	mA
I_{CC-}	Supply current from V_{CC-}	No load	Full range	-1.9		-3.6	mA

† Unless otherwise noted, all characteristics are measured with both strobes open.

‡ Full range is 0°C to 70°C. MIN is 0°C. MAX is 70°C.

§ This typical value is at $V_{CC+} = 12\text{ V}$, $V_{CC-} = -6\text{ V}$.

NOTE 5: The offset voltages and offset currents given are the maximum values required to drive the output down to the low range (V_{OL}) or up to the high range (V_{OH}). These parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.

switching characteristics, $V_{CC+} = 12\text{ V}$, $V_{CC-} = -6\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS†	MIN	TYP	MAX	UNIT
Response time, low-to-high-level output	$R_L = 390\ \Omega$ to 5 V, $C_L = 15\text{ pF}$, See Note 6		28	40	ns

† All characteristics are measured with both strobes open.

NOTE 6: The response time specified is for a 100-mV input step with 5-mV overdrive and is the interval between the input step function and the instant when the output crosses 1.4 V.



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
I_{IB}	Input bias current	vs Free-air temperature	1
I_{IO}	Input offset current	vs Free-air temperature	2
V_{OH}	High-level output voltage	vs Free-air temperature	3
V_{OL}	Low-level output voltage	vs Free-air temperature	4
V_O	Output voltage	vs Differential input voltage	5
I_O	Output current	vs Differential input voltage	6
A_{VD}	Large-signal differential voltage amplification	vs Free-air temperature	7
I_{OS}	Short-circuit output current	vs Free-air temperature	8
	Output response	vs Time	9, 10
I_{CC+}	Positive supply current	vs Positive supply voltage	11
I_{CC-}	Negative supply current	vs Negative supply voltage	12
P_D	Total power dissipation	vs Free-air temperature	13

**INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 1

**INPUT BIAS CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 2

LM306 DIFFERENTIAL COMPARATOR WITH STROBES

SLCS008A – OCTOBER 1979 – REVISED OCTOBER 1991

TYPICAL CHARACTERISTICS

**HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 3

**LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 4

**OUTPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE**




Figure 5

**OUTPUT CURRENT
vs
DIFFERENTIAL INPUT VOLTAGE**








Figure 6

TYPICAL CHARACTERISTICS



NOTE A: This parameter was measured using a single 5-ms pulse.



LM306 DIFFERENTIAL COMPARATOR WITH STROBES

SLCS008A – OCTOBER 1979 – REVISED OCTOBER 1991

TYPICAL CHARACTERISTICS

**POSITIVE SUPPLY CURRENT
vs
POSITIVE SUPPLY VOLTAGE**




Figure 11

**NEGATIVE SUPPLY CURRENT
vs
NEGATIVE SUPPLY VOLTAGE**




Figure 12

**TOTAL POWER DISSIPATION
vs
FREE-AIR TEMPERATURE**




Figure 13

LM339x2 OCTAL DIFFERENTIAL COMPARATOR


SLCS122A – APRIL 1996 – REVISED SEPTEMBER 1996

- Single Supply or Dual Supplies
- Wide Range of Supply Voltage
2 V to 36 V
- Low Supply-Current Drain Independent of Supply Voltage . . . 1.6 mA Typ
- Low Input Bias Current . . . 25 nA Typ
- Low Input Offset Current . . . 5 nA Typ
- Low Input Offset Voltage . . . 2 mV Typ
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage . . . ± 36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

description


The LM339x2 consists of eight independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies is also possible when the difference between the two supplies is 2 V to 36 V and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wire-AND relationships.

**DB PACKAGE
(TOP VIEW)**



NC – No internal connection

symbol (each comparator)



AVAILABLE OPTION

T_A	V_{IOmax} AT 25°C	PACKAGE
		SMALL OUTLINE (DB) [†]
0°C to 70°C	5 mV	LM339x2DBLE


[†] The DB package is only available left-end taped and reeled.

LM339x2 OCTAL DIFFERENTIAL COMPARATOR

SLCS122A – APRIL 1996 – REVISED SEPTEMBER 1996

schematic (each comparator)

ACTUAL DEVICE COMPONENT COUNT	
Transistors	120
Diodes	7
Resistors	4
JFET	2



All component values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	36 V
Differential input voltage, V_{ID} (see Note 2)	± 36 V
Input voltage range, V_I (any input)	-0.3 V to 36 V
Output voltage, V_O	36 V
Output current, I_O	20 mA
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range	-60°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network GND.
 2. Differential voltages are at IN+ with respect to IN-.
 3. Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
DB	1024 mW	8.2 mW/°C	655 mW

electrical characteristics at specified free-air temperature, $V_{CC} = 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A †	MIN	TYP‡	MAX	UNIT
V_{IO}	Input offset voltage	$V_{CC} = 5$ V to 30 V, $V_{IC} = V_{ICRmin}$, $V_O = 1.4$ V	25°C		2	5	mV
			Full range			9	
I_{IO}	Input offset current	$V_O = 1.4$ V	25°C		5	50	nA
			Full range			150	

LM339x2 OCTAL DIFFERENTIAL COMPARATOR

SLCS122A – APRIL 1996 – REVISED SEPTEMBER 1996

I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C	-25	-250	nA	
		Full range	-400			
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC}-1.5$		V	
		Full range	0 to $V_{CC}-2$			
A_{VD} Large-signal differential voltage amplification	$V_{CC} = 15\text{ V}$, $V_O = 1.4\text{ V}$ to 11.4 V , $R_L \geq 15\text{ k}\Omega$ to V_{CC}	25°C	50	200	V/mV	
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	25°C	150	400	mV	
		Full range	700			
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C	0.1	50	nA
		$V_{OH} = 30\text{ V}$	Full range	1		μA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	6	16	mA	
I_{CC} Supply current (eight comparators)	$V_O = 2.5\text{ V}$, No load	25°C	1.6	4	mA	
	$V_{CC} = 30\text{ V}$, No load	25°C	2	5	mA	

† Full range for LM339 is 0°C to 70°C. All characteristics are measured with zero common-mode input voltage unless otherwise specified.

‡ All typical values are measured at $T_A = 25^\circ\text{C}$.

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ §, See Note 4	100-mV input step with 5-mV overdrive		1.3		ns
		TTL 1-level input step		0.3		

§ C_L includes probe and jig capacitance.


NOTE 4: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

LM3302 QUADRUPLE DIFFERENTIAL COMPARATOR

SLCS014 –OCTOBER 1977 –REVISED APRIL 1988

- **Single Supply or Dual Supplies**
- **Wide Range of Supply Voltage**
2 V to 28 V
- **Low Supply Current Drain Independent of Supply Voltage . . . 0.8 mA Typ**
- **Low Input Bias Current . . . 25 nA Typ**
- **Low Input Offset Current . . . 3 nA Typ**
- **Low Input Offset Voltage . . . 3 mV Typ**
- **Common-Mode Input Voltage Range Includes Ground**
- **Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage . . . ± 28 V**
- **Low Output Saturation Voltage**
- **Output Compatible With TTL, MOS, and CMOS**

**D, J, OR N PACKAGE
(TOP VIEW)**



description

This device consists of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies is also possible so long as the difference between the two supplies is 2 V to 28 V and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

AVAILABLE OPTIONS


T _A	V _{IOmax} at 25°C	PACKAGE		
		SMALL OUTLINE (D)†	CERAMIC DIP (J)	PLASTIC DIP (N)
-40°C to 85°C	20 mV	LM3302D	LM3302J	LM3302N

† The D packages are available taped and reeled. Add the suffix R to the device type, when ordering (i.e., LM3302DR).


LM3302 QUADRUPLE DIFFERENTIAL COMPARATOR

SLCS014 –OCTOBER 1977 –REVISED APRIL 1988

symbol (each comparator)



schematic



Current values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	28 V
Differential input voltage, V_{ID} (see Note 2)	± 28 V
Input voltage range, V_I (either input), V_I	- 0.3 V to 28 V
Output voltage, V_O	28 V
Output current, I_O	20 mA
Duration of output short-circuit to ground (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	- 40°C to 85°C
Storage temperature range	- 65°C to 150°C
Lead temperature range 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature range 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. There are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the network ground.
 2. Differential voltages are at IN+ with respect to IN-.
 3. Short circuits from the output to V_{CC} can cause excessive heating and eventual destruction.

LM3302 QUADRUPLE DIFFERENTIAL COMPARATOR

SLCS014 –OCTOBER 1977 –REVISED APRIL 1988

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
J	1025 mW	8.2 mW/°C	656 mW	533 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

electrical characteristics at specified free-air temperature, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS [‡]		T_A	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_{CC} = 5\text{ V to } 28\text{ V},$ $V_O = 1.4\text{ V}$	$V_{IC} = V_{ICR\text{ min}},$	25°C		3	20	mV
				–40°C to 85°C			40	
I_{IO}	Input offset current	$V_O = 1.4\text{ V}$		25°C		3	100	nA
				–40°C to 85°C			300	
I_{IB}	Input bias current			25°C		–25	–500	nA
			–40°C to 85°C			–1000		
V_{ICR}	Common-mode input voltage range			25°C	0 to	$V_{CC} - 1.5$		V
			–40°C to 85°C		0 to	$V_{CC} - 2$		
A_{VD}	Large-signal differential voltage amplification	$V_{CC} = 15\text{ V},$ $R_L = 15\ \Omega\text{ to } V_{CC}$	$V_O = 1.4\text{ V to } 11.4\text{ V},$	25°C	2	30		V/mV
I_{OH}	High-level output current	$V_{ID} = 1\text{ V},$	$V_{OH} = 5\text{ V}$	25°C		0.1		nA
				–40°C to 85°C				1
V_{OL}	Low-level output voltage	$V_{ID} = 1\text{ V},$	$V_{OH} = 5\text{ V}$	25°C		150	500	mV
				–40°C to 85°C			700	
I_{OL}	Low-level output current	$V_{ID} = 1\text{ V},$	$V_{OL} = 1.5\text{ V}$	25°C	6	16		mA
I_{CC}	Supply current (four comparators)	$V_O = 2.5\text{ V},$	No load	25°C		0.8		mA

[‡] All characteristics are measured with zero common-mode input voltage unless otherwise specified.

switching characteristics, $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Response time	$R_L = 5.1\text{ k}\Omega\text{ to } 5\text{ V},$ See Note 4	$C_L = 15\text{ pF}^\dagger,$	100-mV input step with 5-mV overdrive			µs
			TTL-level input step		0.3	

[†] C_L includes probe and jig capacitance.

NOTE 4: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

114
177-148-1

LP111, LP211, LP311

LOW-POWER DIFFERENTIAL COMPARATORS WITH STROBES

SLCS003A – JUNE 1987 – REVISED MAY 1988


- Low Power Drain . . . 900 μ W Typical With 5-V Supply
- Operates From ± 15 V or From a Single Supply as Low as 3 V
- Output Drive Capability of 25 mA
- Emitter Output Can Swing Below Negative Supply
- Response Time . . . 1.2 μ s Typ
- Low Input Currents:
 - Offset Current . . . 2 nA Typ
 - Bias Current . . . 15 nA Typ
- Wide Common-Mode Input Range:
 - 14.5 V to 13.5 V Using ± 15 -V Supply
- Same Pinout as LM111, LM211, LM311
- Designed to Be Interchangeable With National Semiconductor LP311

description


The LP111, LP211, LP311 are low-power versions of the industry standard LM111, LM211, LM311. They take advantage of stable, high-value, ion-implanted resistors to perform the same function as the LM311 series, with a 30:1 reduction in power consumption but only a 6:1 slowdown in response time. They are well suited for battery-powered applications and all other applications where fast response times are not needed. They operate over a wide range of supply voltages, from ± 18 V down to a single 3-V supply with less than 300- μ A current drain, but are still capable of driving a 25-mA load. The LP111, LP211, and LP311 are quite easy to apply free of oscillation if ordinary precautions are taken to minimize stray coupling from the output to either input or to the trim pins.

The LP111 is characterized for operation over the full military temperature range of -55°C to 125°C . The LP211 is characterized for operation from -25°C to 85°C , and the LP311 is characterized for operation from 0°C to 70°C .

LP111 . . . JG PACKAGE
LP211, LP311 . . . D, JG, OR P PACKAGE
(TOP VIEW)




LP111 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

functional block diagram



AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGE			
		SMALL OUTLINE (D)	CERAMIC (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0 °C to 70 °C	7.5 mV	LP311D	—	LP311JG	LP311P
–25 °C to 85 °C	7.5 mV	LP211D	—	LP211JG	LP211P
–55 °C to 125 °C	7.5 mV	—	LP111FK	LP111JG	—

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

LP111, LP211, LP311 LOW-POWER DIFFERENTIAL COMPARATORS WITH STROBES

SLCS003A – JUNE 1987 – REVISED MAY 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	18 V
Supply voltage, V_{CC-} (see Note 1)	- 18 V
Differential input voltage, V_{ID} (see Note 2)	± 30 V
Input voltage, V_I (either input, see Notes 1 and 3)	± 15 V
Voltage from emitter output to V_{CC-}	30 V
Voltage from collector output to V_{CC-}	40 V
Voltage from collector output to emitter output	40 V
Duration of output short circuit (see Note 4)	40 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : LP111	- 55°C to 125°C
LP211	- 25°C to 85°C
LP311	0°C to 70°C
Storage temperature range	- 65°C to 150°C
Lead temperature range 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature range 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential input voltages are at $IN+$ with respect to $IN-$.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage of ± 15 V, whichever is less.
 4. The output may be shorted to ground or to either power supply.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	—
FK	1375 mW	11.0 mW/°C	25°C	880 mW	715 mW	275 mW
JG (LP111)	1050 mW	8.4 mW/°C	25°C	672 mW	546 mW	210 mW
JG (LP_11)	825 mW	6.6 mW/°C	25°C	528 mW	429 mW	—
P	500 mW	8.0 mW/°C	88°C	500 mW	500 mW	—

recommended operating conditions

	MIN	MAX	UNIT
Input voltage ($ V_{CC\pm} \leq 15$ V)	$V_{CC-} + 0.5$	$V_{CC+} - 1.5$	V
Supply voltage, $V_{CC+} - V_{CC-}$	3.5	30	V



LP111, LP211, LP311 LOW-POWER DIFFERENTIAL COMPARATORS WITH STROBES

SLCS003A – JUNE 1987 – REVISED MAY 1988

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T_A	MIN	TYP†	MAX	UNIT	
V_{ID}	Input offset voltage	RS < 100 k Ω ,	See Note 5	25°C		2	7.5	mV	
				Full range			10		
V_{OL}	Low-level output voltage	$V_{ID} > 10\text{ mV}$, See Note 6	$I_{OL} = 25\text{ mA}$,	25°C		0.4	1.5	V	
				Full range	LP111		0.1		0.7
						LP211, LP311			0.1
I_{IO}	Input offset current	See Note 5		25°C		2	25	nA	
				Full range			35		
I_{IB}	Input bias current			25°C		15	100	nA	
				Full range			150		
	Low-level strobe current	$V_{(strobe)} = 0.3\text{ V}$, See Note 7	$V_{ID} < -10\text{ mV}$,	25°C		100	300	μA	
$I_{O(off)}$	Output off-state current	$V_{ID} > 10\text{ mV}$,	$V_{CE} = 35\text{ V}$	25°C		0.2	100	nA	
A_{VD}	Large signal differential voltage amplification	$R_L = 5\text{ k}\Omega$		25°C	40	100		V/mV	
I_{CC+}	Supply current from V_{CC+}	$V_{ID} = -50\text{ V}$,	$R_L = \infty$	Full range		150	300	μA	
I_{CC-}	Supply current from V_{CC-}	$V_{ID} = 50\text{ V}$,	$R_L = \infty$	Full range		-80	-180	μA	

† All typical values are at $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$.

NOTES: 5. The offset voltages and offset currents given are the maximum values required to drive the output within 1 V of either supply with a 1-mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and input impedance.

6. Voltages are with respect to EMIT OUT and V_{CC-} tied together.

7. The strobe should not be shorted to ground; it should be current driven at 100 μA to 300 μA .

switching characteristics, $V_{CC\pm} = \pm 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Response time	See Note 8		1.2		μs


NOTE 8: The response time is specified for a 100-mV input step with 5-mV overdrive.

LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

SLCS004A – OCTOBER 1987 – REVISED MAY 1988

- **Ultralow Power Supply Current**
Drain . . . 60 μ A Typ
- **Low Input Biasing Current . . . 3 nA**
- **Low Input Offset Current . . . ± 0.5 nA**
- **Low Input Offset Voltage . . . ± 2 mV**
- **Common-Mode Input Voltage Includes Ground**
- **Output Voltage Compatible With MOS and CMOS Logic**
- **High Output Sink-Current Capability**
(30 mA at $V_O = 2V$)
- **Power Supply Input Reverse-Voltage Protected**
- **Single-Power-Supply Operation**
- **Pin-for-Pin Compatible With LM239, LM339, LM2901**

**D, J, OR N PACKAGE
(TOP VIEW)**



description

The LP239, LP339, LP2901 are low-power quadruple differential comparators. Each device consists of four independent voltage comparators designed specifically to operate from a single power supply and typically to draw 60- μ A drain current over a wide range of voltages. Operation from split power supplies is also possible and the ultralow power supply drain current is independent of the power supply voltage.

Applications include limit comparators, simple analog-to-digital converters, pulse generators, squarewave generators, time delay generators, voltage controlled oscillators, multivibrators, and high-voltage logic gates. The LP239, LP339, LP2901 were specifically designed to interface with the CMOS logic family. The ultralow power supply current makes these products desirable in battery-powered applications.

The LP239 is characterized for operation from -25°C to 85°C . The LP339 is characterized for operation from 0°C to 70°C . The LP2901 is characterized for operation from -40°C to 85°C .

AVAILABLE OPTIONS

T_A	V_{IOmax} AT 25°C	PACKAGE		
		SMALL OUTLINE (D)	PLASTIC DIP (N)	CERAMIC DIP (J)
0°C to 70°C	± 5 mV	LP339D	LP339N	LP339J
-25°C to 85°C	± 5 mV	LP239D	LP239N	LP239J
-40°C to 85°C	± 5 mV	LP2901D	LP2901N	LP2901J

The D package is available taped-and-reeled. Add R suffix to device type when ordering (e.g., LP339DR).

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

SLCS004A – OCTOBER 1987 – REVISED MAY 1988

schematic diagram (each comparator)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	36 V
Differential input voltage, V_{ID} (see Note 2)	± 36 V
Input voltage range, V_I (either input)	-0.3 V to 36 V
Input current, $V_I \leq -0.3$ V (see Note 3)	-50 mA
Duration of output short-circuit to ground (see Note 4)	Unlimited
Continuous total dissipation (see Note 5)	See Dissipation Rating Table
Operating free-air temperature range, T_A : LP239	-25°C to 85°C
LP339	0°C to 70°C
LP2901	-40°C to 85°C
Storage temperature range	-65°C to 150°C
Lead temperature range 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C
Lead temperature range 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
- All voltage values, except differential voltages, are with respect to the network ground.
 - Differential voltages are at IN+ with respect to IN-.
 - This input current only exists when the voltage at any of the inputs is driven negative. The current flows through the collector-base junction of the input clamping device. In addition to the clamping device action, there is lateral n-p-n parasitic transistor action. This action is not destructive and normal output states are re-established when the input voltage returns to a value more positive than -0.3 V at $T_A = 25^\circ\text{C}$.
 - Short circuits between outputs to V_{CC} can cause excessive heating and eventual destruction.
 - If the output transistors are allowed to saturate, the low bias dissipation and the on-off characteristics of the outputs keep the dissipation very small (usually less than 100 mW).

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
J	1025 mW	8.2 mW/°C	656 mW	533 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

SLCS004A – OCTOBER 1987 – REVISED MAY 1988

recommended operating conditions

		LP239		LP339		LP2901		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
V_{CC}	Supply voltage	5	30	5	30	5	30	V	
V_{IC}	Common-mode input voltage	$V_{CC} = 5\text{ V}$	0	3	0	3	0	3	V
		$V_{CC} = 30\text{ V}$	0	28	0	28	0	28	V
V_I	Input voltage	$V_{CC} = 5\text{ V}$	0	3	0	3	0	3	V
		$V_{CC} = 30\text{ V}$	0	28	0	28	0	28	V
T_A	Operating free-air temperature	-25	85	0	70	-40	85	°C	

electrical characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T_A^\dagger	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_{CC} = 5\text{ V to } 30\text{ V}$, $R_S = 0$,	$V_O = 2\text{ V}$, See Note 6	25°C	± 2	± 5	mV
			Full range			± 9	
I_{IO}	Input offset current		25°C	± 0.5	± 5	nA	
			Full range		± 1		± 15
I_{IB}	Input bias current	See Note 7	25°C	-2.5	-25	nA	
			Full range		-4		-40
V_{ICR}	Common-mode input voltage range	Single supply	25°C	0 to $V_{CC} - 1.5$		V	
			Full range		0 to $V_{CC} - 2$		
A_{VD}	Large-signal differential voltage amplification	$V_{CC} = 15\text{ V}$, $R_L = 15\text{ k}\Omega$			500		V/mV
	Output sink current	$V_{I-} = 1\text{ V}$, $V_{I+} = 0$	$V_O = 2\text{ V}$, See Note 8	25°C	20	30	mA
			Full range		15		
	Output leakage current	$V_{I+} = 1\text{ V}$, $V_{I-} = 0$	$V_O = 0.4\text{ V}$	25°C	0.2	0.7	nA
			Full range			1	
V_{ID}	Differential input voltage	$V_I \leq 0$ (or V_{CC} on split supplies)				36	V
I_{CC}	Supply current	$R_L = \infty$ all comparators			60	100	μA

† Full range is -25°C to 85°C for the LP239, 0°C to 70°C for the LP339, and -40°C to 85°C for the LP2901.

NOTES: 6. V_{IO} is measured over the full common-mode input voltage range.

7. Because of the p-n-p input stage, the direction of the current is out of the device. This current is essentially constant (i.e., independent of the output state). No loading change exists on the reference or input lines as long as the common-mode input voltage range is not exceeded.
8. The output sink current is a function of the output voltage. These devices have a bimodal output section that allows them to sink (via a Darlington connection) large currents at output voltages greater than 1.5 V, and smaller currents at output voltages less than 1.5 V.

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, R_L connected to 5 V through 5.1 k Ω

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Large-signal response time	TTL logic swing, $V_{ref} = 1.4\text{ V}$		1.3		μs
Response time			8		

LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

SLCS004A – OCTOBER 1987 – REVISED MAY 1988

APPLICATION INFORMATION

Figure 1 shows the basic configuration for using the LP239, LP339, or LP2901 comparator. Figure 2 shows the diagram for using one of these comparators as a CMOS driver.




Figure 1. Basic Comparator




Figure 2. CMOS Driver

All pins of any unused comparators should be grounded. The bias network of the LP239, LP339, and LP2901 establishes a drain current that is independent of the magnitude of the power supply voltage over the range of 2 V to 30 V. It is usually necessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V_{CC} without damaging the device. Protection should be provided to prevent the input voltages from going negative by more than -0.3 V. The output section has two distinct modes of operation: a Darlington mode and a ground-emitter mode. This unique drive circuit permits the device to sink 30 mA at $V_O = 2$ V in the Darlington mode and 700 μ A at $V_O = 0.4$ V in the ground-emitter mode. Figure 3 is a simplified schematic diagram of the output section. The output section is configured in a Darlington connection (ignoring Q3). If the output voltage is held high enough (above 1 V), Q1 is not saturated and the output current is limited only by the product of the h_{FE} of Q1, the h_{FE} of Q2, and I_1 and the 60- Ω saturation resistance of Q2. The devices are capable of driving LEDs, relays, etc. in this mode while maintaining an ultralow power supply current of 60 μ A typically.




Figure 3. Output-Section Schematic Diagram

LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

SLCS004A – OCTOBER 1987 – REVISED MAY 1988

APPLICATION INFORMATION

Without transistor Q3, if the output voltage were allowed to drop below 0.8 V, transistor Q1 would saturate and the output current would drop to zero. The circuit would be unable to pull low current loads down to ground or the negative supply, if used. Transistor Q3 has been included to bypass transistor Q1 under these conditions and apply the current I1 directly to the base of Q2. The output sink current is now approximately I1 times the h_{FE} of Q2 (700 μ A at $V_O = 0.4$ V). The output of the devices exhibit a bimodal characteristic with a smooth transition between modes.


In both cases, the output is an uncommitted collector. Several outputs can be tied together to provide a dot logic function. An output pullup resistor can be connected to any available power supply voltage within the permitted power supply range, and there is no restriction on this voltage based on the magnitude of the voltage that is supplied to V_{CC} of the package.

TL393, TL393Y DUAL DIFFERENTIAL COMPARATORS

SLCS120A – AUGUST 1993 – REVISED DECEMBER 1993

- **Low-Voltage and Single-Supply Operation**
 $V_{CC} = 2\text{ V to }7\text{ V}$
- **Common-Mode Voltage Range That Includes Ground**

**D, P, OR PW PACKAGE
(TOP VIEW)**



description

The TL393 is a dual differential comparator built using a new Texas Instruments-developed bipolar process. The TL393 is intended as an enhanced alternative to the industry-standard LM393 in circuits with supply-voltage limits of 7 V.

The new bipolar process allows the TL393 to perform with lower supply-current requirements than the LM393 (0.7 mA typical) while still providing a faster response time than the older device.


Package availability for this device includes the TSSOP (thin-shrink small-outline package). With a maximum thickness of 1.1 mm and a package area that is 25% smaller than the standard surface-mount package, the TSSOP is ideal for high-density circuits, particularly in hand-held and portable equipment.

AVAILABLE OPTIONS

T_A	SUPPLY CURRENT (TYP)	RESPONSE TIME (TYP)	PACKAGED DEVICES			CHIP FORM (Y)
			SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW) [†]	
-40°C to 105°C	0.7 mA	0.65 μs	TL393ID	TL393IP	TL393IPWLE	TL393Y

[†] The PW packages are only available left-ended taped and reeled (e.g., TL393IPWLE).


symbol (each comparator)



TL393, TL393Y DUAL DIFFERENTIAL COMPARATORS

SLCS120A – AUGUST 1993 – REVISED DECEMBER 1993

equivalent schematic (each comparator)




COMPONENT COUNT	
Transistors	48
Resistors	5
Diodes	7
Epi-FETs	2

TL393, TL393Y DUAL DIFFERENTIAL COMPARATORS

SLCS120A – AUGUST 1993 – REVISED DECEMBER 1993

TL393Y chip information

This chip, when properly assembled, displays characteristics similar to the TL393. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TL393, TL393Y

DUAL DIFFERENTIAL COMPARATORS

SLCS120A – AUGUST 1993 – REVISED DECEMBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Differential input voltage, V_{ID} (see Note 2)	7 V
Input voltage, V_I (any input)	7 V
Output voltage, V_O	7 V
Output current, I_O (each output)	20 mA
Duration of short-circuit current to GND (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	-40°C to 105°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to network GND.
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. Short circuits from the outputs to V_{CC} can cause excessive heating and eventual destruction of the chip.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{CC}	2	7	V
Operating free-air temperature, T_A	-40	105	°C

TL393, TL393Y DUAL DIFFERENTIAL COMPARATORS

SLCS120A – AUGUST 1993 – REVISED DECEMBER 1993

electrical characteristics, $V_{CC} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TL393			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C		70	300	mV
	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	Full range		200	700	
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-40	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	6			mA
I_{CCH} High-level supply current	$V_O = V_{OH}$	25°C		140	200	μA
		Full range			300	
I_{CCL} Low-level supply current	$V_O = V_{OL}$	25°C		0.8	1	mA
		Full range			1.2	

† Full range is -40°C to 105°C.

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TL393			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.65		μs
	TTL-level input step, R_L connected to 5 V through 5.1 k Ω		0.2		

TL393, TL393Y DUAL DIFFERENTIAL COMPARATORS

SLCS120A – AUGUST 1993 – REVISED DECEMBER 1993

electrical characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TL393Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$,		1.5	5	mV
V_{ICR} Common-mode input voltage range		0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 1\text{ mA}$		70	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-40	-250	nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$		0.1		nA
I_{OL} low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	6			mA
I_{CCH} High-level supply current	$V_O = V_{OH}$		140	200	μA
I_{CCL} Low-level supply current	$V_O = V_{OL}$		0.8	1	mA

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TL393Y			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.65		μs
	TTL-level input step, R_L connected to 5 V through 5.1 k Ω		0.2		

TYPICAL CHARACTERISTICS

LOW- TO HIGH-LEVEL OUTPUT RESPONSE
FOR VARIOUS INPUT OVERDRIVES




Figure 1

HIGH- TO LOW-LEVEL OUTPUT RESPONSE
FOR VARIOUS INPUT OVERDRIVES





Figure 2

TL712 DIFFERENTIAL COMPARATOR

SLCS002B – JUNE 1983 – REVISED DECEMBER 1992

- Operates From a Single 5-V Supply
- 0 to 5 V Common-Mode Input Voltage Range
- Self-Biased Inputs
- Complementary 3-State Outputs
- Enable Capability
- Hysteresis . . . 5 mV Typ
- Response Times . . . 25 ns Typ

D, JG, P, OR PW PACKAGE
(TOP VIEW)




NC—No internal connection

description


The TL712 is a high-speed comparator fabricated with bipolar Schottky process technology. The circuit has differential analog inputs and complementary 3-state TTL-compatible logic outputs with symmetrical switching characteristics. When the output enable, (OE), is low, both outputs are in the high-impedance state. This device operates from a single 5-V supply and is useful as a disk memory read-chain data comparator.

The TL712 is characterized for operation from 0°C to 70°C.

symbol (positive logic)



schematics of inputs and outputs



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

TL712

DIFFERENTIAL COMPARATOR

SLCS002B – JUNE 1983 – REVISED DECEMBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage, V_I , any differential input	± 25 V
Differential input voltage, V_{ID} (see Note 2)	± 25 V
Enable input voltage	7 V
Low-level output current, I_{OL}	50 mA
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground.
2. Differential voltage values are at IN+ with respect to IN-.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
Common-mode input voltage, V_{IC}	0		5	V
High-level output current, I_{OH}			-1	mA
Low-level output current, I_{OL}			16	mA
Operating free-air temperature, T_A	0		70	°C

electrical characteristics at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_T Threshold voltage (V_{T+} and V_{T-})	$V_{ICR} = 0$ to 5 V	-100‡		100	mV
V_{hys} Hysteresis ($V_{T+} - V_{T-}$)			5		mV
V_{OH} High-level output voltage	$V_{ID} = 100$ mV, $I_{OH} = -1$ mA	2.7	3.5		V
V_{OL} Low-level output voltage	$V_{ID} = -100$ mV, $I_{OL} = 16$ mA		0.4	0.5	V
I_{OZ} Off-state output current	$V_O = 2.4$ V			-20	μA
I_I Enable current	$V_I = 5.5$ V			100	μA
I_{IH} High-level enable current	$V_{IH} = 2.7$ V			20	μA
I_{IL} Low-level enable current	$V_{IL} = 0.4$ V			-360	μA
r_I Differential input resistance		4			k Ω
r_O Output resistance				100	W
I_{OS} Short-circuit output current		-15		-85	mA
I_{CC} Supply current	$V_{ID} = 0$, No load		17	20	mA

‡ The algebraic convention, where the more negative limit is designated as minimum, is used in this data sheet for input threshold voltage levels only.

switching characteristics, $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	TTL load, See Figure 1, See Note 3		25		ns
t_{PHL} Propagation delay time, high-to-low-level output			25		ns

NOTE 3: The response time specified is for a 100-mV input step with 5-mV overdrive (105 mV total), and is the interval between the input step function and the instant when the output crosses 2.5 V.



PARAMETER MEASUREMENT INFORMATION




Figure 1. TTL Output Load Circuit

TYPICAL CHARACTERISTICS

OUTPUT RESPONSE FOR VARIOUS
INPUT OVERDRIVE VOLTAGES




Figure 2

OUTPUT RESPONSE FOR VARIOUS
INPUT OVERDRIVE VOLTAGES




Figure 3

TL712 DIFFERENTIAL COMPARATOR

SLCS002B – JUNE 1983 – REVISED DECEMBER 1992

TYPICAL CHARACTERISTICS





Figure 4

TL714C HIGH-SPEED DIFFERENTIAL COMPARATOR

SLCS015 - DECEMBER 1988 - REVISED JUNE 1989

- Operates From a 5-V Supply
- Self-Biasing Inputs
- Hysteresis . . . 10 mV Typ
- Response Time . . . 6 ns Typ
- Maximum Operating Frequency
50 MHz Typ

D OR P PACKAGE
(TOP VIEW)



NC — No internal connection


description

The TL714C is a high-speed differential comparator fabricated with bipolar Schottky process technology. The circuit has differential inputs and a TTL-compatible logic output with symmetrical switching characteristics.


The device operates from a single 5-V supply and is useful as a disk-memory read-chain data comparator.

The TL714C is characterized for operation from 0°C to 70°C.

symbol



schematic of inputs and outputs



All resistor values shown are nominal.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

TL714C HIGH-SPEED DIFFERENTIAL COMPARATOR

SLCS015 – DECEMBER 1988 – REVISED JUNE 1989

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Differential input voltage, V_{ID} (see Note 2)	± 5 V
Input voltage range, V_I	V_{CC} to GND
Low-level output current, I_{OL}	40 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltage, are with respect to the network ground.
2. Differential voltage values are at $IN+$ with respect to $IN-$.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 75^\circ\text{C}$ POWER RATING
D	500 mW	5.8 mW/ $^\circ\text{C}$	64°C	464 mW
P	500 mW	N/A	N/A	500 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{CC}	4.75	5.25	V
Common-mode input voltage, V_{IC}	1.4 to $V_{CC} - 1.4$		V
High-level output current, I_{OH}		-1	mA
Low-level output current, I_{OL}		16	mA
Operating free-air temperature, T_A	0	70	$^\circ\text{C}$

electrical characteristics over free-air operating temperature range, $V_{CC} = 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V_T Threshold voltage ($V_{T+} - V_{T-}$)	$V_{IC} = 1.4$ V to 3.6 V	-75§		75	mV
V_{hys} Hysteresis ($V_{T+} - V_{T-}$)		2	10	30	mV
V_{OH} High-level output voltage	$V_{ID} = 100$ mV, $I_{OH} = -1$ mA	2.7	3.4		V
V_{OL} Low-level output voltage	$V_{ID} = -100$ mV, $I_{OL} = 16$ mA		0.4	0.5	V
I_{OS} Short-circuit output current		-30		-110	mA
r_i Differential input resistance		2.9			k Ω
I_{CC} Supply current	$V_{ID} = -100$ mV, $I_O = 0$		7	12	mA

‡ All typical values are at $T_A = 25^\circ\text{C}$.

§ The algebraic convention, where the more negative limit is designated as minimum, is used in this data sheet for input threshold voltage levels only.



TL714C HIGH-SPEED DIFFERENTIAL COMPARATOR

SLCS015 – DECEMBER 1988 – REVISED JUNE 1989

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
f_{max} Maximum operating frequency	$V_{\text{ID}} = \pm 250\text{ mV}$, $C_L = 25\text{ pF}$, $t_r = t_f = 4\text{ ns}$, Input duty cycle = 50%		50		MHz
t_{PLH} Propagation delay time, low-to-high-level output	$V_{\text{ID}} = \pm 100\text{ mV}$, $C_L = 25\text{ pF}$, See Figures 1 and 2		6	12	ns
t_{PHL} Propagation delay time, high-to-low-level output			6	12	ns
t_r Rise time	$V_{\text{ID}} = \pm 100\text{ mV}$, $C_L = 25\text{ pF}$, See Figure 3		4	8	ns
t_f Fall time			4	8	ns

† All typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Propagation Delay Time, Low to High (t_{PLH})




Figure 2. Propagation Delay Time, High to Low (t_{PHL})





Figure 3. Rise and Fall Times (t_r , t_f)

TL3016, TL3016Y
ULTRA-FAST LOW-POWER
PRECISION COMPARATORS
 SLCS130 – MARCH 1997

- Ultra-Fast Operation 7.4 ns (Typ)
- Low Positive Supply Current
10.6 mA (Typ)
- Operates From a Single 5-V Supply or From a Split ± 5 -V Supply
- Complementary Outputs
- Low Offset Voltage
- No Minimum Slew Rate Requirement
- Output Latch Capability
- Functional Replacement to the LT1016

**D AND PW PACKAGE
(TOP VIEW)**




description

The TL3016 is an ultra-fast comparator designed to interface directly to TTL logic while operating from either a single 5-V power supply or dual ± 5 -V supplies. It features extremely tight offset voltage and high gain for precision applications. It has complementary outputs that can be latched using the LATCH ENABLE terminal. Figure 1 shows the positive supply current of this comparator. The TL3016 only requires 10.6 mA (typical) to achieve a propagation delay of 7.4 ns.

The TL3016 is a pin-for-pin functional replacement for the LT1016 comparator, offering higher speed operation but consuming half the power.

symbol (each comparator)



**POSITIVE SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 1

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES		CHIP FORM [‡] (Y)
	SMALL OUTLINE [†] (D)	TSSOP (PW)	
0°C to 70°C	TL3016CD	TL3016CPWLE	TL3016Y
-40°C to 85°C	TL3016ID	TL3016IPWLE	—

[†] The PW packages are available left-ended taped and reeled only.
[‡] Chip forms are tested at T_A = 25°C only.

ADVANCE INFORMATION



TL3016, TL3016Y
ULTRA-FAST LOW-POWER
PRECISION COMPARATORS

SLCS130 - MARCH 1997

TL3016Y chip information

This chip, when properly assembled, displays characteristics similar to the TL3016C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS



CHIP THICKNESS: 10 MILS TYPICAL

BONDING PADS: 4 × 4 MILS MINIMUM

T_J max = 150°C

TOLERANCES ARE ±10%.

ALL DIMENSIONS ARE IN MILS.

TERMINALS 1 AND 6 CAN BE CONNECTED TO MULTIPLE PADS.

ADVANCE INFORMATION



TL3016, TL3016Y
ULTRA-FAST LOW-POWER
PRECISION COMPARATORS

SLCS130 – MARCH 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	– 7 V to 7 V
Output current, I_O	± 20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	–40°C to 85°C
Storage temperature range, T_{stg}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 2. Differential voltages are at $IN+$ with respect to $IN-$.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW
PW	525 mW	4.2 mW/°C	336 mW

ADVANCE INFORMATION



TL3016, TL3016Y
ULTRA-FAST LOW-POWER
PRECISION COMPARATORS

SLCS130 – MARCH 1997

electrical characteristics at specified operating free-air temperature, $V_{DD} = \pm 5\text{ V}$, $V_{LE} = 0$ (unless otherwise noted)

PARAMETER	TEST CONDITION [†]	TL3016C		TL3016I		UNIT		
		MIN	TYP [‡]	MAX	MIN		TYP [‡]	MAX
V_{IO} Input offset voltage	$T_A = 25^\circ\text{C}$		0.5	3		0.5	3	mV
	$T_A = \text{full range}$			3.5			3.5	
α_{VIO} Temperature coefficient of input offset voltage			-4.8			-4.5		$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current	$T_A = 25^\circ\text{C}$		0.1	0.6		0.1	0.6	μA
	$T_A = \text{full range}$			0.9			1.3	
I_{IB} Input bias current	$T_A = 25^\circ\text{C}$		0.6	7.5		0.6	7.5	μA
	$T_A = \text{full range}$			8			10	
V_{ICR} Common-mode input voltage range	$V_{DD} = \pm 5\text{ V}$	-3.75		3.5	-3.75		3.5	V
	$V_{DD} = 5\text{ V}$	1.25		3.5	1.25		3.5	
CMRR Common-mode rejection ratio	$-3.75 \leq V_{IC} \leq 3.5\text{ V}$, $T_A = 25^\circ\text{C}$	80		97	80		97	dB
k_{SVR} Supply-voltage rejection ratio	Positive supply: $4.6\text{ V} \leq +V_{DD} \leq 5.4\text{ V}$, $T_A = 25^\circ\text{C}$	60		72	60		72	dB
	Negative supply: $-7\text{ V} \leq -V_{DD} \leq -2\text{ V}$, $T_A = 25^\circ\text{C}$	80		100	80		100	
V_{OL} Low-level output voltage	$I_{(\text{sink})} = 4\text{ mA}$, $V_+ \leq 4.6\text{ V}$, $T_A = 25^\circ\text{C}$		500	600		500	600	mV
	$I_{(\text{sink})} = 10\text{ mA}$, $V_+ \leq 4.6\text{ V}$, $T_A = 25^\circ\text{C}$		750			750		
V_{OH} High-level output voltage	$V_+ \leq 4.6\text{ V}$, $T_A = 25^\circ\text{C}$, $I_O = 1\text{ mA}$	3.6		3.9	3.6		3.9	V
	$V_+ \leq 4.6\text{ V}$, $T_A = 25^\circ\text{C}$, $I_O = 10\text{ mA}$	3.4		3.7	3.4		3.7	
I_{DD}	Positive supply current		10.6	12.5		10.6	12.5	mA
	Negative supply current		-1.8	-1.3		-2.4	-1.3	
V_{IL} Low-level input voltage (LATCH ENABLE)				0.8			0.8	V
V_{IH} High-level input voltage (LATCH ENABLE)			2			2		V
I_{IL} Low-level input current (LATCH ENABLE)	$V_{LE} = 0$		0	1		0	1	μA
	$V_{LE} = 2\text{ V}$		24	39		24	45	

[†] Full range for the TL3116C is $T_A = 0^\circ\text{C}$ to 70°C . Full range for the TL3116I is $T_A = -40^\circ\text{C}$ to 85°C .

[‡] All typical values are measures with $T_A = 25^\circ\text{C}$.

ADVANCE INFORMATION



TL3016, TL3016Y
ULTRA-FAST LOW-POWER
PRECISION COMPARATORS

SLCS130 – MARCH 1997

switching characteristics, $V_{DD} = \pm 5\text{ V}$, $V_{LE} = 0$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TL3016C			TL3016I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{pd1}	Propagation delay time†	$\Delta V_I = 100\text{ mV}$, $V_{OD} = 5\text{ mV}$, $T_A = 25^\circ\text{C}$		7.8	9.9		7.8	10.9	ns
		$\Delta V_I = 100\text{ mV}$, $V_{OD} = 20\text{ mV}$, $T_A = 25^\circ\text{C}$		7.6	9.7		7.6	10.7	
$t_{sk(p)}$	Pulse skew ($t_{pd+} - t_{pd-}$)	$\Delta V_I = 100\text{ mV}$, $V_{OD} = 5\text{ mV}$, $T_A = 25^\circ\text{C}$		0.5			0.5		ns
t_{su}	Setup time, LATCH ENABLE			2.5			2.5		ns

† t_{pd1} cannot be measured in automatic handling equipment with low values of overdrive. The TL3116 is 100% tested with a 1-V step and 500-mV overdrive at $T_A = 25^\circ\text{C}$ only. Correlation tests have shown that t_{pd1} limits given can be ensured with this test, if additional dc tests are performed to ensure that all internal bias conditions are correct. For low overdrive conditions, V_{OS} is added to the overdrive.

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE	
I_{CC}	Positive supply current	vs Input voltage	2
		vs Frequency	3
		vs Free-air temperature	4
I_{CC}	Negative supply current	vs Free-air temperature	5
t_{pd}	Propagation delay time	vs Overdrive voltage	6
		vs Supply voltage	7
		vs Input impedance	8
		vs Load capacitance	9
		vs Free-air temperature	10
V_{IC}	Common-mode input voltage	vs Free-air temperature	11
	Threshold voltage (Latch)	vs Free-air temperature	12
V_O	Output voltage	vs Output source current	13
		vs Output sink current	14
I_I	Input current (LATCH ENABLE)	vs Input voltage	15

ADVANCE INFORMATION

TYPICAL CHARACTERISTICS

ADVANCE INFORMATION

POSITIVE SUPPLY CURRENT
 vs
 INPUT VOLTAGE




Figure 2

POSITIVE SUPPLY CURRENT
 vs
 FREQUENCY




Figure 3

POSITIVE SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE




Figure 4

NEGATIVE SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE




Figure 5

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
 vs
 OVERDRIVE VOLTAGE




Figure 6

PROPAGATION DELAY TIME
 vs
 SUPPLY VOLTAGE




Figure 7

PROPAGATION DELAY TIME
 vs
 INPUT IMPEDANCE




Figure 8

PROPAGATION DELAY TIME
 vs
 LOAD CAPACITANCE




Figure 9

ADVANCE INFORMATION

TYPICAL CHARACTERISTICS

ADVANCE INFORMATION

PROPAGATION DELAY TIME
 vs
 FREE-AIR TEMPERATURE




Figure 10

COMMON-MODE INPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 11

INPUT THRESHOLD VOLTAGE (LATCH)
 vs
 FREE-AIR TEMPERATURE




Figure 12

OUTPUT VOLTAGE
 vs
 OUTPUT SOURCE CURRENT






Figure 13

TYPICAL CHARACTERISTICS



ADVANCE INFORMATION


- Ultra-Fast Operation 10 ns (TYP)
- Low Positive Supply Current
12.7 mA (Typ)
- Operates From a Single 5-V Supply or From a Split ± 5 -V Supply
- Complementary Outputs
- Input Common-Mode Voltage Includes Negative Rail
- Low Offset Voltage
- No Minimum Slew Rate Requirement
- Output Latch Capability
- Functional Replacement to the LT1116

description


The TL3116 is an ultra-fast comparator designed to interface directly to TTL logic while operating from either a single 5-V power supply or dual ± 5 -V supplies. The input common-mode voltage extends to the negative rail for ground sensing applications. It features extremely tight offset voltage and high gain for precision applications. It has complementary outputs that can be latched using the LATCH ENABLE terminal. Figure 1 shows the positive supply current of the comparator. The TL3116 only requires 12.7 mA (typical) to achieve a propagation delay of 10 ns.

The TL3116 is a pin-for-pin functional replacement for the LT1116 comparator, offering high-speed operation but consuming much less power.

**D AND PW PACKAGE
 (TOP VIEW)**



symbol (each comparator)



**POSITIVE SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE**




Figure 1

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES		CHIP FORM‡ (Y)
	SMALL OUTLINE† (D)	TSSOP (PW)	
0°C to 70°C	TL3116CD	TL3116CPWLE	TL3116Y
-40°C to 85°C	TL3116ID	TL3116IPWLE	—

† The PW packages are available left-ended taped and reeled only.

‡ Chip forms are tested at T_A = 25°C only.

ADVANCE INFORMATION



TL3116, TL3116Y
ULTRA-FAST LOW-POWER
PRECISION COMPARATORS

SLCS132 - MARCH 1997

TL3116Y chip information

This chip, when properly assembled, displays characteristics similar to the TL3116C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS



CHIP THICKNESS: 10 MILS TYPICAL

BONDING PADS: 4 x 4 MILS MINIMUM

$T_J \text{ max} = 150^\circ\text{C}$

TOLERANCES ARE $\pm 10\%$.

ALL DIMENSIONS ARE IN MILS.

TERMINALS 1 AND 6 CAN BE CONNECTED TO MULTIPLE PADS.

ADVANCE INFORMATION

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	– 7 V to 7 V
Output current, I_O	± 20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	–40°C to 85°C
Storage temperature range, T_{stg}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 2. Differential voltages are at IN+ with respect to IN–.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW
PW	525 mW	4.2 mW/°C	336 mW

ADVANCE INFORMATION

TL3116, TL3116Y
ULTRA-FAST LOW-POWER
PRECISION COMPARATORS

SLCS132 – MARCH 1997

electrical characteristics at specified operating free-air temperature, $V_{DD} = \pm 5\text{ V}$, $V_{LE} = 0$ (unless otherwise noted)

PARAMETER	TEST CONDITION [†]	TL3116C			TL3116I			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IO} Input offset voltage	$T_A = 25^\circ\text{C}$		0.5	3		0.5	3	mV
	$T_A = \text{full range}$			3.5			3.5	
α_{VIO} Temperature coefficient of input offset voltage			-2.5			-2.8		$\mu\text{V}/^\circ\text{C}$
I_{IO} Input offset current	$T_A = 25^\circ\text{C}$		0.1	0.2		0.1	0.2	μA
	$T_A = \text{full range}$			0.3			0.35	
I_{IB} Input bias current	$T_A = 25^\circ\text{C}$		0.7	1.1		0.7	1.1	μA
	$T_A = \text{full range}$			1.2			1.5	
V_{ICR} Common-mode input voltage range	$V_{DD} = \pm 5\text{ V}$	-5		2.5	-5		2.5	V
	$V_{DD} = 5\text{ V}$	0		2.5	0		2.5	
CMRR Common-mode rejection ratio	$-5 \leq V_{IC} \leq 2.5\text{ V}$	75	100		75	100		dB
k_{SVR} Supply-voltage rejection ratio	Positive supply: $4.6\text{ V} \leq +V_{DD} \leq 5.4\text{ V}$, $T_A = 25^\circ\text{C}$	60	80		60	80		dB
	Negative supply: $-7\text{ V} \leq -V_{DD} \leq -2\text{ V}$, $T_A = 25^\circ\text{C}$	80	100		80	100		
V_{OL} Low-level output voltage	$I_{(\text{sink})} = 4\text{ mA}$, $T_A = 25^\circ\text{C}$, $V_+ \leq 4.6\text{ V}$		400	600		400	600	mV
	$I_{(\text{sink})} = 10\text{ mA}$, $T_A = 25^\circ\text{C}$, $V_+ \leq 4.6\text{ V}$		750			750		
V_{OH} High-level output voltage	$V_+ \leq 4.6\text{ V}$, $T_A = 25^\circ\text{C}$, $I_O = 1\text{ mA}$	3.6	3.9		3.6	3.9		V
	$V_+ \leq 4.6\text{ V}$, $T_A = 25^\circ\text{C}$, $I_O = 10\text{ mA}$	3.4	3.8		3.4	3.8		
I_{CC}	Positive supply current		12.7	14.7		12.7	15	mA
	Negative supply current	$T_A = \text{full range}$	-2.6			-3		
V_{IL} Low-level input voltage (LATCH ENABLE)				0.8			0.8	V
V_{IH} High-level input voltage (LATCH ENABLE)		2			2			V
I_{IL} Low-level input current (LATCH ENABLE)	$V_{LE} = 0$		0	1		0	1	μA
	$V_{LE} = 2\text{ V}$		24	39		24	45	μA

[†] Full range for the TL3116C is $T_A = 0^\circ\text{C}$ to 70°C . Full range for the TL3116I is $T_A = -40^\circ\text{C}$ to 85°C .

[‡] All typical values are measures with $T_A = 25^\circ\text{C}$.

ADVANCE INFORMATION



switching characteristics, $V_{DD} = \pm 5\text{ V}$, $V_{LE} = 0$

PARAMETER	TEST CONDITIONS	TL3116C			TL3116I			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t_{pd1} Propagation delay time†	$\Delta V_I = 100\text{ mV}$, $V_{OD} = 5\text{ mV}$, $T_A = 25^\circ\text{C}$		9.9	13		9.9	14.4	ns
	$\Delta V_I = 100\text{ mV}$, $V_{OD} = 20\text{ mV}$, $T_A = 25^\circ\text{C}$		8.2	12.3		8.2	12.7	
$t_{sk(p)}$ Pulse skew ($t_{pd+} - t_{pd-}$)	$\Delta V_I = 100\text{ mV}$, $V_{OD} = 5\text{ mV}$, $T_A = 25^\circ\text{C}$		0.5			0.5		ps
t_{su} Setup time, LATCH ENABLE			3.4			3.4		ns

† t_{pd1} cannot be measured in automatic handling equipment with low values of overdrive. The TL3116 is 100% tested with a 1-V step and 500-mV overdrive at $T_A = 25^\circ\text{C}$ only. Correlation tests have shown that t_{pd1} limits given can be ensured with this test, if additional dc tests are performed to ensure that all internal bias conditions are correct. For low overdrive conditions, V_{OS} is added to the overdrive.

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE	
I_{CC}	Positive supply current	vs Input voltage	2
		vs Frequency	3
		vs Free-air temperature	4
I_{CC}	Negative supply current	vs Free-air temperature	5
t_{pd}	Propagation delay time	vs Overdrive voltage	6
		vs Supply voltage	7
		vs Input impedance	8
		vs Load capacitance	9
		vs Free-air temperature	10
V_{IC}	Common-mode input voltage	vs Free-air temperature	11
V_{IT}	Input threshold voltage (Latch)	vs Free-air temperature	12
V_O	Output voltage	vs Output source current	13
		vs Output sink current	14
I_I	Input current (LATCH ENABLE)	vs Input voltage	15

ADVANCE INFORMATION

TYPICAL CHARACTERISTICS

ADVANCE INFORMATION

POSITIVE SUPPLY CURRENT
 vs
 INPUT VOLTAGE




Figure 2

POSITIVE SUPPLY CURRENT
 vs
 FREQUENCY




Figure 3

POSITIVE SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE




Figure 4

NEGATIVE SUPPLY CURRENT
 vs
 FREE-AIR TEMPERATURE




Figure 5

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
 vs
 OVERDRIVE VOLTAGE




Figure 6

PROPAGATION DELAY TIME
 vs
 SUPPLY VOLTAGE




Figure 7

PROPAGATION DELAY TIME
 vs
 INPUT IMPEDANCE




Figure 8

PROPAGATION DELAY TIME
 vs
 LOAD CAPACITANCE




Figure 9

ADVANCE INFORMATION

TYPICAL CHARACTERISTICS

ADVANCE INFORMATION

PROPAGATION DELAY TIME
 vs
 FREE-AIR TEMPERATURE




Figure 10

COMMON-MODE INPUT VOLTAGE
 vs
 FREE-AIR TEMPERATURE




Figure 11

INPUT THRESHOLD VOLTAGE (LATCH)
 vs
 FREE-AIR TEMPERATURE




Figure 12

OUTPUT VOLTAGE
 vs
 OUTPUT SOURCE CURRENT




Figure 13

TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE
 vs
 OUTPUT SINK CURRENT




Figure 14

INPUT CURRENT (LATCH ENABLE)
 vs
 INPUT VOLTAGE




Figure 15

ADVANCE INFORMATION

TLC139, TLC339, TLC339Q LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991


- Very Low Power . . . 200 μ W Typ at 5 V
- Fast Response Time . . . 2.5 μ s Typ With 5-mV Overdrive
- Single Supply Operation:
 TLC139M . . . 4 V to 16 V
 TLC339M . . . 4 V to 16 V
 TLC339C . . . 3 V to 16 V
 TLC339I . . . 3 V to 16 V
- High Input Impedance . . . $10^{12} \Omega$ Typ
- Input Offset Voltage Change at Worst Case Input at Condition Typically 0.23 μ V/Month Including the First 30 Days
- On-Chip ESD Protection

description


The TLC139/TLC339 consists of four independent differential-voltage comparators designed to operate from a single supply. It is functionally similar to the LM139/LM339 family but uses 1/20th the power for similar response times. The open-drain MOS output stage interfaces to a variety of leads and supplies, as well as wired logic functions. For a similar device with a push-pull output configuration, see the TLC3704 data sheet.

The Texas Instruments LinCMOS™ process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS™ process offers extremely stable input offset voltages, even with differential input stresses of several volts. This characteristic makes it possible to build reliable CMOS comparators.

D, J OR N PACKAGE
(TOP VIEW)




FK PACKAGE
(TOP VIEW)



NC – No internal connection

symbol (each comparator)



AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGE			
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)
0°C to 70°C	5 mV	TLC339CD	—	—	TLC339CN
-40°C to 85°C	5 mV	TLC339ID	—	—	TLC339IN
-40°C to 125°C	5 mV	TLC339QD	—	—	TLC339QN
-55°C to 125°C	5 mV	TLC339MD	TLC139MFK	TLC139MJ	TLC339MN

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC339CDR).

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1991, Texas Instruments Incorporated


TLC139, TLC339, TLC339Q LinCMOS™ MICROWATT QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

description (continued)

The TLC139M and TLC339M are characterized for operation over the full military temperature range of -55°C to 125°C . The TLC339C is characterized for operation over the commercial temperature range of 0°C to 70°C . The TLC339I is characterized for operation over the industrial temperature range of -40°C to 85°C . The TLC339Q is characterized for operation over the extended industrial temperature range of -40°C to 125°C .

output schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{DD} (see Note 1)	$-0.3\text{ V to }18\text{ V}$
Differential input voltage, V_{ID} (see Note 2)	$\pm 18\text{ V}$
Input voltage range, V_I	$-0.3\text{ V to }V_{DD}$
Output voltage range, V_O	$-0.3\text{ V to }V_{DD}$
Input current, I_I	$\pm 5\text{ mA}$
Output current, I_O (each output)	20 mA
Total supply current into V_{DD}	40 mA
Total current out of GND	60 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLC139M	$-55^{\circ}\text{C to }125^{\circ}\text{C}$
TLC339C	$0^{\circ}\text{C to }70^{\circ}\text{C}$
TLC339I	$-40^{\circ}\text{C to }85^{\circ}\text{C}$
TLC339M	$-55^{\circ}\text{C to }125^{\circ}\text{C}$
TLC339Q	$-40^{\circ}\text{C to }125^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C to }150^{\circ}\text{C}$
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at $IN+$ with respect to $IN-$.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^{\circ}\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}\text{C}$	$T_A = 70^{\circ}\text{C}$ POWER RATING	$T_A = 85^{\circ}\text{C}$ POWER RATING	$T_A = 125^{\circ}\text{C}$ POWER RATING
D	950 mW	7.6 mW/ $^{\circ}\text{C}$	608 mW	494 mW	190 mW
FK	1375 mW	11.0 mW/ $^{\circ}\text{C}$	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/ $^{\circ}\text{C}$	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/ $^{\circ}\text{C}$	736 mW	598 mW	230 mW

TLC139, TLC339, TLC339Q

LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

recommended operating conditions

	TLC139M, TLC339M			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	4	5	16	V
Common-mode input voltage, V_{IC}	0		$V_{DD}-1.5$	V
Low-level output current, I_{OL}			20	mA
Operating free-air temperature, T_A	-55		125	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A	TLC139M, TLC339M			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 3	$V_{DD} = 5$ V to 10 V, 25°C	1.4		5	mV
					10	
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C	1			pA
		125°C			15	nA
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C	5			pA
		125°C			30	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD}-1$			V
		-55°C to 125°C	0 to $V_{DD}-1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84			dB
		125°C	84			
		-55°C	84			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85			dB
		125°C	84			
		-55°C	84			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V, $I_{OL} = 6$ mA	25°C	300	400		mV
		125°C	800			
I_{OH} High-level output current	$V_{ID} = -1$ V, $V_O = 5$ V	25°C	0.8	40		nA
		125°C	1			μA
I_{DD} Supply current (four comparators)	Outputs low, No load	25°C	44	80		μA
		-55°C to 125°C	175			

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V with a 2.5-kΩ load to V_{DD} .

TLC139, TLC339, TLC339Q

LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

recommended operating conditions

	TLC339C			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2		$V_{DD}-1.5$	V
Low-level output current, I_{OL}		8	20	mA
Operating free-air temperature, T_A	0		70	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A	TLC339C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 3	$V_{DD} = 5$ V to 10 V, 25°C	1.4		5	mV
					6.5	
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C	1		pA	
		70°C	0.3		nA	
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C	5		pA	
		70°C	0.6		nA	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD}-1$		V	
		0°C to 70°C	0 to $V_{DD}-1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
		70°C	84			
		0°C	84			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85		dB	
		70°C	85			
		0°C	85			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V, $I_{OL} = 6$ mA	25°C	300	400	mV	
		70°C	650			
I_{OH} High-level output current	$V_{ID} = -1$ V, $V_O = 5$ V	25°C	0.8	40	nA	
		70°C	1		μA	
I_{DD} Supply current (four comparators)	Outputs low, No load	25°C	44	80	μA	
		0°C to 70°C	100			

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V with a 2.5-kΩ load to V_{DD} .



TLC139, TLC339, TLC339Q

LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

recommended operating conditions

	TLC339I			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2		$V_{DD}-1.5$	V
Low-level output current, I_{OL}		8	20	mA
Operating free-air temperature, T_A	0		70	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITION†	T_A	TLC339I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 3	25°C		1.4	5	mV
		-40°C to 85°C			7	
I_{IO} Input offset current	$V_{IC} = 2.5\text{ V}$	25°C		1		pA
		85°C			1	nA
I_{IB} Input bias current	$V_{IC} = 2.5\text{ V}$	25°C		5		pA
		85°C			2	nA
V_{ICR} Common-mode input voltage range		25°C	0 to	$V_{DD}-1$		V
		-40°C to 85°C	0 to	$V_{DD}-1.5$		
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C		84		dB
		85°C		84		
		-40°C		84		
kSVR Supply-voltage rejection ratio	$V_{DD} = 5\text{ V to }10\text{ V}$	25°C		85		dB
		85°C		85		
		-40°C		84		
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 6\text{ mA}$	25°C		300	400	mV
		85°C			700	
I_{OH} High-level output current	$V_{ID} = -1\text{ V}$, $V_O = 5\text{ V}$	25°C		0.8	40	nA
		85°C			1	μA
I_{DD} Supply current (four comparators)	Outputs low, No load	25°C		44	80	μA
		-40°C to 85°C			125	

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V with a 2.5-kΩ load to V_{DD} .

TLC139, TLC339, TLC339Q

LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

recommended operating conditions

	TLC339Q			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	4	5	16	V
Common-mode input voltage, V_{IC}	0	$V_{DD}-1.5$		V
Low-level output current, I_{OL}	20			mA
Operating free-air temperature, T_A	-40		125	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A	TLC339Q			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 3	$V_{DD} = 5$ V to 10 V,	25°C	1.4	5	mV
			-40°C to 125°C	10		
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C	1		pA	
		125°C	15		nA	
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C	5		pA	
		125°C	30		nA	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD}-1$		V	
		-40°C to 125°C	0 to $V_{DD}-1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
		125°C	84			
		-40°C	84			
kSVR Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85		dB	
		125°C	84			
		-40°C	84			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V,	$I_{OL} = 6$ mA	25°C	300	400	mV
			125°C	800		
I_{OH} High-level output current	$V_{ID} = -1$ V,	$V_O = 5$ V	25°C	0.8	40	nA
			125°C	1		
I_{DD} Supply current (four comparators)	Outputs low,	No load	25°C	44	80	μA
			-40°C to 125°C	125		

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V with a 2.5-kΩ load to V_{DD} .



TLC139, TLC339, TLC339Q LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (see Figure 3)

PARAMETER	TEST CONDITIONS	TLC139M, TLC339C TLC339I, TLC339M TLC339Q			UNIT
		MIN	TYP	MAX	
t_{PLH} Propagation delay time, low-to-high output	$f = 10\text{ kHz}$, $C_L = 15\text{ pF}$	Overdrive = 2 mV	4.5		μs
		Overdrive = 5 mV	2.5		
		Overdrive = 10 mV	1.7		
		Overdrive = 20 mV	1.2		
		Overdrive = 40 mV	1.0		
	$V_I = 1.4\text{ V}$ step at $IN+$	1.1			
t_{PHL} Propagation delay time, high-to-low level output	$f = 10\text{ kHz}$, $C_L = 15\text{ pF}$	Overdrive = 2 mV	3.6		μs
		Overdrive = 5 mV	2.1		
		Overdrive = 10 mV	1.3		
		Overdrive = 20 mV	0.85		
		Overdrive = 40 mV	0.55		
	$V_I = 1.4\text{ V}$ step at $IN+$	0.10			
t_{THL} Transition time, high-to-low level output	$f = 10\text{ kHz}$, $C_L = 15\text{ pF}$	Overdrive = 50 mV	20		ns

PARAMETER MEASUREMENT INFORMATION

The TLC139 and TLC339 contain a digital output stage that, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo-loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for testing parameters such as input offset voltage, common-mode rejection, etc., are suggested.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.




Figure 1. Method for Verifying That Input Offset Voltage Is Within Specified Limits

TLC139, TLC339, TLC339Q LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

PARAMETER MEASUREMENT INFORMATION

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes state.

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching mode servo loop in which U1A generates a triangular waveform of approximately 20-mV amplitude. U1B acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1C through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step-up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.





Figure 2. Circuit for Input Offset Voltage Measurement

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open socket leakage value can be subtracted from the measurement obtained, with a device in the socket to obtain the actual input current of the device.

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 3, so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



NOTE A: C_L includes probe and jig capacitance.

Figure 3. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms

TLC139, TLC339, TLC339Q LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	4
I_{IB}	Input bias current	vs Free-air temperature	5
CMRR	Common-mode rejection ratio	vs Free-air temperature	6
k_{SVR}	Supply-voltage rejection ratio	vs Free-air temperature	7
I_{OH}	High-level output current	vs High-level output voltage vs Free-air temperature	8 9
V_{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	10 11
I_{DD}	Supply current	vs Supply voltage vs Free-air temperature	12 13
t_{PLH}	Low-to-high level output propagation delay time	vs Supply voltage	14
t_{PHL}	Low-to-high level output propagation delay time	vs Supply voltage	15
	Overdrive voltage	vs Low-to-high-level output propagation delay time	16
t_f	Output fall time	vs Supply voltage	17
	Overdrive voltage	vs High-to-low-level output propagation delay time	18



TYPICAL CHARACTERISTICS†




Figure 4




Figure 5




Figure 6




Figure 7

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC139, TLC339, TLC339Q
LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

TYPICAL CHARACTERISTICS†

**HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE**




Figure 8

**HIGH-LEVEL OUTPUT CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 9

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 10

**LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 11

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS†




Figure 12




Figure 13




Figure 14




Figure 15

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC139, TLC339, TLC339Q
LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

TYPICAL CHARACTERISTICS

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 16

OUTPUT FALL TIME vs SUPPLY VOLTAGE




Figure 17

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 18

APPLICATION INFORMATION


The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input current is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25°C with $V_{DD} = 5\text{ V}$, both inputs must remain between -0.2 V and 4 V to assure proper device operation. To assure reliable operation, the supply should be decoupled with a capacitor ($0.1\text{ }\mu\text{F}$) positioned as close to the device as possible.

The output and supply currents require close observation since the TLC139/TLC339 does not provide current protection. For example, each output can source or sink a maximum of 20 mA; however, the total current to ground has an absolute maximum of 60 mA. This prohibits sinking 20 mA from each of the four outputs simultaneously since the total current to ground would be 80 mA.

The TLC139 and TLC339 have internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, exercise care when handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

Table of Applications

	FIGURE
Pulse-width-modulated motor speed controller	19
Enhanced supply supervisor	20
Two-phase nonoverlapping clock generator	21




- NOTES: A. The recommended minimum capacitance is $10\text{ }\mu\text{F}$ to eliminate common ground switching noise.
 B. Select C1 for change in oscillator frequency.

Figure 19. Pulse-Width-Modulated Motor Speed Controller

TLC139, TLC339, TLC339Q LinCMOS™ MICROPOWER QUAD COMPARATORS

SLCS119 – DECEMBER 1986 – REVISED JANUARY 1991

TYPICAL APPLICATION DATA




Monitors 5-V Rail
Monitors 12-V Rail
Early Power Fail Warning

NOTES: A. $V_{UNREG} = 2.5 \left(\frac{R1 + R2}{R2} \right)$

B. The value of C_T determines the time delay of reset.

Figure 20. Enhanced Supply Supervisor



NOTES: A. Select C_1 for a change in oscillator frequency where:
 $1/f = 1.85 (100 \text{ k}\Omega) C_1$
B. Select R_1 and R_3 to change duty cycle
C. Select R_2 to change deadtime

Figure 21. Two-Phase Nonoverlapping Clock Generator

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC352 LinCMOS™ DUAL DIFFERENTIAL COMPARATOR

SLCS016 – SEPTEMBER 1985 – REVISED OCTOBER 1990

- **Single- or Dual-Supply Operation**
- **Wide Range of Supply Voltages**
1.5 V to 18 V
- **Very Low Supply Current Drain**
150 μ A Typ at 5 V
65 μ A Typ at 1.4 V
- **Built-In ESD Protection**
- **High Input Impedance . . . $10^{12} \Omega$ Typ**
- **Extremely Low Input Bias Current 5 pA Typ**
- **Ultrastable Low Input Offset Voltage**
- **Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 μ V/ Month, Including the First 30 Days**
- **Common-Mode Input Voltage Range Includes Ground**
- **Outputs Compatible With TTL, MOS, and CMOS**
- **Pin-Compatible With LM393**


description

This device is fabricated using LinCMOS™ technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 1.4 V to 18 V. Each device features extremely high input impedance (typically greater than $10^{12} \Omega$), which allows direct interface to high-impedance sources. The output are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships. The capability of the TLC352 to operate from 1.4-V supply makes this device ideal for low-voltage battery applications.


The TLC352 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

The TLC352C is characterized for operation from 0°C to 70°C. The TLC352I is characterized for operation over the industrial temperature range of -40°C to 85°C. The TLC352M is characterized for operation over the full military temperature range -55°C to 125°C.

**TLC352C, TLC352I . . . D OR P PACKAGE
TLC352M . . . JG PACKAGE
(TOP VIEW)**




**TLC352M . . . FK PACKAGE
(TOP VIEW)**



NC — No Internal connection

symbol (each comparator)



LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

TLC352 LinCMOS™ DUAL DIFFERENTIAL COMPARATOR


SLCS016 – SEPTEMBER 1985 – REVISED OCTOBER 1990

AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGE			
		SMALL-OUTLINE (D)	CHIP-CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0°C to 70°C	5 mV	TLC352CD	—	—	TLC352CP
-40°C to 85°C	5 mV	TLC352ID	—	—	TLC352IP
-55°C to 125°C	5 mV	—	TLC352MFK	TLC352MJG	—

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC352 CDR).

equivalent schematic (each comparator)



TLC352 LinCMOS™ DUAL DIFFERENTIAL COMPARATOR

SLCS016 – SEPTEMBER 1985 – REVISED OCTOBER 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	18 V
Differential input voltage, V_{ID} (see Note 2)	± 18 V
Input voltage, V_I	V_{DD}
Input voltage range, V_{I1}	– 0.3 V to 18 V
Output voltage, V_O	18 V
Input current, I_I	± 5 mA
Output current, I_O	20 mA
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	TLC352C 0°C to 70°C
	TLC352I – 40°C to 85°C
	TLC352M – 55°C to 125°C
Storage temperature range	– 65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values except differential voltages are with respect to the network ground.
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
P	500 mW	N/A	N/A	500 mW	500 mW	N/A

recommended operating conditions

		TLC352C		TLC352I		TLC352M		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD}		1.4	16	1.4	16	1.4	16	V
Common-mode input voltage, V_{IC}	$V_{DD} = 5\text{ V}$	0	3.5	0	3.5	0	3.5	V
	$V_{DD} = 10\text{ V}$	0	8.5	0	8.5	0	8.5	
Operating free-air temperature, T_A		0	70	-40	85	-55	125	°C

electrical characteristics at specified free-air temperature, $V_{DD} = 1.4\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLC352C			TLC352I			TLC352M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICR}\text{ min, See Note 4}$	25°C		2	5		2	5		2	5	mV
		Full range			6.5			7			10	
I_{IO} Input offset current		25°C		1			1			1		pA
		MAX			0.3			1			10	nA
I_{IB} Input bias current		25°C		5			5			5		pA
		MAX			0.6			2			20	nA
V_{ICR} Common-mode input voltage range		Full range	0 to 0.2			0 to 0.2			0 to 0.2			V
V_{OL} Low-level output voltage		25°C		100	200		100	200		100	200	mV
		Full range			200			200			200	
I_{OL} Low-level output current	$V_{ID} = -0.5\text{ V, } V_{OL} = 0.3\text{ V}$	25°C	1	1.6		1	1.6		1	1.6		mA
		Full range			200			200			200	μA

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC352C, -40°C to 85°C for TLC352I, -55°C to 125°C for TLC352M. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 1.25 V or below 150 mV with a 10-kΩ resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T_A †	TLC352C			TLC352I			TLC352M			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICR\text{ min}}$, See Note 5		25°C		1	5		1	5		1	5	mV
			Full range			6.5			7			10	
I_{IO} Input offset current			25°C		1			1			1		pA
			MAX			0.3			1			10	nA
I_{IB} Input bias current			25°C		5			5			5		pA
			MAX			0.6			2			20	nA
V_{ICR} Common-mode input voltage range			25°C	0 to $V_{DD} - 1$			0 to $V_{DD} - 1$			0 to $V_{DD} - 1$			V
			Full range	0 to $V_{DD} - 1.5$			0 to $V_{DD} - 1.5$			0 to $V_{DD} - 1.5$			
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C		0.1			0.1			0.1		nA
		$V_{OH} = 15\text{ V}$	Full range			1			1			1	μA
V_{OL} Low-level output voltage	$V_{ID} = 1\text{ V}$, $I_{OL} = 4\text{ mA}$	25°C			150	400		150	400		150	400	mV
		Full range				700			700			700	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C		6	16		6	16		6	16	mA	
I_{DD} Supply current (two comparators)	$V_{ID} = 1\text{ V}$, No load	25°C			0.15	0.3		0.15	0.3		0.15	0.3	mA
		Full range				0.4			0.4			0.4	

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC352C, –40°C to 85°C for TLC352I, –55°C to 125°C for TLC352M. IMPORTANT: See Parameter Measurement Information.

NOTE 5: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		TLC352C, TLC352I TLC352M			UNIT
			MIN	TYP	MAX	
Response time	R_L connected to 5 V through 5.1 kΩ, $C_L = 15\text{ pF}$ ‡, See Note 6	100-mV input step with 5-mV overdrive			650	ns
		TTL-level input step			200	

‡ C_L includes probe and jig capacitance.

NOTE 6: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

TLC352 LinCMOS™ DUAL DIFFERENTIAL COMPARATOR

SLCS016 – SEPTEMBER 1985 – REVISED OCTOBER 1990

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC352 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternative for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes state.




Figure 1. Method for Verifying That Input Offset Voltage Is Within Specified Limits

PARAMETER INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 2. Circuit for Input Offset Voltage Measurement

TLC352 LinCMOS™ DUAL DIFFERENTIAL COMPARATOR


SLCS016 – SEPTEMBER 1985 – REVISED OCTOBER 1990

PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high-level output, is measured from the leading edge of the input pulse, while response time, high-to-low level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 3. Response, Rise, and Fall Times Circuit and Voltage Waveforms


TLC354

LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS


SLCS116B – SEPTEMBER 1985 – REVISED FEBRUARY 1997

- **Single- or Dual-Supply Operation**
- **Wide Range of Supply Voltages**
1.4 V to 18 V
- **Very Low Supply Current Drain**
300 μ A Typ at 5 V
130 μ A Typ at 1.4 V
- **Built-In ESD Protection**
- **High Input Impedance . . . $10^{12} \Omega$ Typ**
- **Extremely Low Input Bias Current**
5 pA Typ
- **Ultrastable Low Input Offset Voltage**
- **Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23μ V/Month, Including the First 30 Days**
- **Common-Mode Input Voltage Range Includes Ground**
- **Outputs Compatible With TTL, MOS, and CMOS**
- **Pin-Compatible With LM339**

D, N, OR PW PACKAGE
(TOP VIEW)



symbol (each comparator)



description

This device is fabricated using LinCMOS™ technology and consists of four independent differential voltage comparators; each is designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 1.4 V to 18 V. Each device features extremely high input impedance (typically greater than $10^{12} \Omega$), which allows direct interface to high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships. The capability of the TLC354 to operate from a 1.4-V supply makes this device ideal for low-voltage battery applications.

The TLC354 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

The TLC354C is characterized for operation from 0°C to 70°C. The TLC354I is characterized for operation over the industrial temperature range of -40° to 85°C. The TLC354M is characterized for operation over the full military temperature range -55°C to 125°C.

AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES			CHIP FORM (Y)
		SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	
0°C to 70°C	5 mV	TLC354CD	TLC354CN	TLC354CPW	TLC354Y
-40°C to 85°C	5 mV	TLC354ID	TLC354IN	—	—
-55°C to 125°C	5 mV	TLC354MD	TLC354MN	—	—

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC354CDR).

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLC354 LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS116B – SEPTEMBER 1985 – REVISED FEBRUARY 1997

equivalent schematic (each comparator)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	18 V
Differential input voltage, V_{ID} (see Note 2)	± 18 V
Input voltage, V_I	V_{DD}
Input voltage range, V_I	-0.3 V to 18 V
Output voltage, V_O	18 V
Input current, I_I	± 5 mA
Output current, I_O	20 mA
Duration of output short circuit to ground (see Note 3)	Unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLC354C	0°C to 70°C
TLC354I	-40°C to 85°C
TLC354M	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values except differential voltages are with respect to network ground.
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	500 mW	7.6 mW/°C	84°C	500 mW	494 mW	190 mW
N	500 mW	9.2 mW/°C	96°C	500 mW	500 mW	230 mW
PW	700 mW	5.6 mW/°C	25°C	448 mW	N/A	N/A




TLC354

LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS116B – SEPTEMBER 1985 – REVISED FEBRUARY 1997

TLC364Y chip information

This chip, when properly assembled, displays characteristics similar to the TLC354C. Thermal compression or ultrasonic bonding can be used on the doped-aluminum bonding pads. Chips can be mounted with conductive epoxy or a gold-silicon preform.



recommended operating conditions

		TLC354C		TLC354I		TLC354M		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD}		1.4	16	1.4	16	1.4	16	V
Common-mode input voltage, V_{IC}	$V_{DD} = 1.4$ V	0	0.2	0	0.2	0	0.2	V
	$V_{DD} = 5$ V	0	3.5	0	3.5	0	3.5	
	$V_{DD} = 10$ V	0	8.5	0	8.5	0	8.5	
Operating free-air temperature, T_A		0	70	-40	85	-55	125	°C

electrical characteristics at specified free-air temperature, $V_{DD} = 1.4$ V

PARAMETER		TEST CONDITIONS		T_A †	TLC354C			TLC354I			TLC354M			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4		25°C	2	5		2	5		2	5	mV	
				Full range		6.5		7		10				
I_{IO}	Input offset current			25°C	1			1			1		pA	
				MAX		0.3		1		10	nA			
I_{IB}	Input bias current			25°C	5			5			5		pA	
				MAX		0.6		2		20	nA			
V_{ICR}	Common-mode input voltage range			25°C	0 to 0.2			0 to 0.2			0 to 0.2		V	
I_{OH}	High-level output current	$V_{ID} = 1$ V	$V_{OH} = 5$ V	25°C	0.1			0.1			0.1		nA	
			$V_{OH} = 15$ V	Full range		1		1		1		1	μA	
V_{OL}	Low-level output voltage	$V_{ID} = -0.5$ V, $I_{OL} = 0.6$ mA		25°C	100	200		100	200		100	200	mV	
				Full range		200		200		200				
I_{OL}	Low-level output current	$V_{ID} = -0.5$ V,	$V_{OL} = 300$ mV	25°C	1	1.6		1	1.6		1	1.6	mA	
I_{DD}	Supply current (four comparators)	$V_{ID} = 0.5$ V, No load		25°C	130	300		130	300		130	300	μA	
				Full range		400		400		400				

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC354C, -40°C to 85°C for TLC354I, and -55°C to 125°C for the TLC354M. MAX is 70°C for TLC354C, 85°C TLC354I, and 125°C for the TLC354M. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 1.25 V or below 150 mV with a 10-kΩ resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLC354C			TLC354I			TLC354M			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 5	25°C		2	5		2	5		2	5	mV	
		Full range			6.5			7			10		
I_{IO} Input offset current		25°C		1			1			1		pA	
		MAX			0.3			1			10	nA	
I_{IB} Input bias current		25°C		5			5			5		pA	
		MAX			0.6			2			20	nA	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD}-1$			0 to $V_{DD}-1$			0 to $V_{DD}-1$			V	
		Full range	0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$				
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C	0.1			0.1			0.1			nA
		$V_{OH} = 15\text{ V}$	Full range		1			1			1		
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	25°C		150	400		150	400		150	400	mV	
		Full range		700			700			700			
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ mV}$	25°C	6	16		6	16		6	16	mA		
I_{DD} Supply current (four comparators)	$V_{ID} = 1\text{ V}$, No load	25°C		0.3	0.6		0.3	0.6		0.3	0.6	mA	
		Full range		0.8			0.8			0.8			

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70 °C for TLC354C, -40°C to 85°C for TLC354I, and -55°C to 125°C for the TLC354M. MAX is 70°C for TLC354C, 85°C TLC354I, and 125°C for the TLC354M. IMPORTANT: See Parameter Measurement Information.

NOTE 5: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLC354C, TLC354I TLC354M			UNIT
		MIN	TYP	MAX	
Response time	R_L connected to 5 V through 5.1 kΩ, $C_L = 15\text{ pF}$ †, See Note 6	100-mV input step with 5-mV overdrive			650
		TTL-level input step			200

† C_L includes probe and jig capacitance.

NOTE 6: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

TLC354

LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS116B – SEPTEMBER 1985 – REVISED FEBRUARY 1997

electrical characteristics at specified free-air temperature, $V_{DD} = 1.4\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC354Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICR}$ min, See Note 4		2	5	mV
I_{IO} Input offset current			1		pA
I_{IB} Input bias current			5		pA
V_{ICR} Common-mode input voltage range		0 to 0.2			V
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$		0.1		nA
V_{OL} Low-level output voltage	$V_{ID} = -0.5\text{ V}$, $I_{OL} = 0.6\text{ mA}$		100	200	mV
I_{OL} Low-level output current	$V_{ID} = -0.5\text{ V}$, $V_{OL} = 300\text{ mV}$	1	1.6		mA
I_{DD} Supply current (four comparators)	$V_{ID} = 0.5\text{ V}$, No load		130	300	μA

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 1.25 V or below 150 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC354Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICR}$ min, See Note 5		2	5	mV
I_{IO} Input offset current			1		pA
I_{IB} Input bias current			5		pA
V_{ICR} Common-mode input voltage range		0 to $V_{DD}-1$			V
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$		0.1		nA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$		150	400	mV
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ mV}$	6	16		mA
I_{DD} Supply current (four comparators)	$V_{ID} = 1\text{ V}$, No load		0.3	0.6	mA

NOTE 5: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLC354Y			UNIT
		MIN	TYP	MAX	
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ †, See Note 6	100-mV input step with 5-mV overdrive		650	ns
		TTL-level input step		200	

† C_L includes probe and jig capacitance.

NOTE 6: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternative for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes state.




Figure 1. Method for Verifying That Input Offset Voltage is Within Specified Limits

TLC354 LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS116B – SEPTEMBER 1985 – REVISED FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 2. Test Circuit for Input Offset Voltage Measurement

PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high-level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example, 105-mV or 5-mV overdrive, causes the output to change.



NOTE A: C_L includes probe and jig capacitance.


Figure 3. Response, Rise, and Fall Times Test Circuit and Voltage Waveforms

TLC371, TLC371Y LinCMOS™ DIFFERENTIAL COMPARATORS

SLCS017 – JULY 1991 – REVISED FEBRUARY 1992


- Single or Dual-Supply Operation
- Wide Range of Supply Voltages
3 V to 16 V
- Very Low Supply Current Drain
75 μ A Typ at 5 V
- Fast Response Time . . . 200 ns Typ for
TTL-Level Input Step
- Built-In ESD Protection
- Extremely Low Input Bias Current
5 pA Typ
- Ultrastable Low Input Offset Voltage
- Common-Mode Input Voltage Range
Includes Ground
- Output Compatible With TTL, MOS, and
CMOS

D OR P PACKAGE
(TOP VIEW)



NC – No internal connection

symbol




description

The TLC371 is a voltage comparator fabricated using LinCMOS™ technology and designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 2 V to 18 V. The TLC371 features extremely high input impedance, allowing direct interfacing with high-impedance sources. The output is in n-channel open-drain configuration.

The TLC371 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in a degradation of the device parametric performance.

The TLC371C is characterized for operation from 0°C to 70°C. The TLC371I is characterized for operation from –40°C to 85°C. The TLC371M is characterized for operation over the full military temperature range of –55°C to 125°C.

equivalent schematic (each comparator)



LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1992, Texas Instruments Incorporated

TLC371, TLC371Y LinCMOS™ DIFFERENTIAL COMPARATORS

SLCS017 – JULY 1991 – REVISED FEBRUARY 1992

TLC371Y chip information

This chip, when properly assembled, displays characteristics similar to the TLC371. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLC371, TLC371Y LinCMOS™ DIFFERENTIAL COMPARATORS

SLCS017 – JULY 1991 – REVISED FEBRUARY 1992

AVAILABLE OPTIONS

T _A	V _{IO} max at 25°C	PACKAGED DEVICES		CHIP FORM (Y)†
		SMALL OUTLINE (D)	PLASTIC DIP (P)	
0°C to 70°C	5 mV	TLC371CD	TLC371CP	TLC371Y
– 40°C to 85°C	5 mV	TLC371ID	TLC371IP	—
– 55°C to 125°C	5 mV	TLC371MD	TLC371MP	—

† Chips are tested at T_A = 25°C. See TLC371Y for electrical characteristics.
The D package is available taped and reeled. Add the suffix "R" to the device type (e.g., TLC371CDR).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	18 V
Differential input voltage, V _{ID} (see Note 2)	± 18 V
Input voltage range, V _I	– 0.3 to 18 V
Output voltage, V _O	18 V
Input current, I _I	± 5 mA
Output current, I _O	20 mA
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TLC371C	0 to 70°C
TLC371I	– 40°C to 85°C
TLC371M	– 55°C to 125°C
Storage temperature range	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at IN+ with respect to IN–.
3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C	T _A = 85°C	T _A = 125°C
	POWER RATING			POWER RATING	POWER RATING	POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	145 mW
P	500 mW	8.0 mW/°C	87°C	500 mW	500 mW	200 mW

recommended operating conditions

	TLC371C		TLC371I		TLC371M		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V _{DD}	3	16	3	16	4	16	V
Common-mode input voltage, V _{IC}	V _{DD} = 5 V		0	3.5	0	3.5	V
	V _{DD} = 10 V		0	8.5	0	8.5	
Operating free-air temperature, T _A	0	70	–40	85	–55	125	°C



electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLC371C			TLC371I			TLC371M			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4	25°C		1	5		1	5		1	5	mV	
		Full range			6.5			7			10		
I_{IO} Input offset current		25°C		1			1			1		pA	
		MAX			0.3			1			10	nA	
I_{IB} Input bias current		25°C		5			5			5		pA	
		MAX			0.6			2			20	nA	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD}-1$			0 to $V_{DD}-1$			0 to $V_{DD}-1$			V	
		Full range	0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$				
I_{IH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C	0.1			0.1			0.1			nA
		$V_{OH} = 15\text{ V}$	Full range	1			1			3			μA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	25°C	150 400			150 400			150 400			mV	
		Full range	700			700			700				
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	6	16		6	16		6	16		mA	
I_{DD} Supply current	$V_{ID} = 1\text{ V}$, No load	25°C	75 150			75 150			75 150			μA	
		Full range	200			200			200				

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC371C, -40°C to 85°C for TLC371I, and -55°C to 125°C for TLC371M. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ †, See Note 5	100-mV input step with 5-mV overdrive		650		μs
		TTL-level input step		200		

† C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

TLC371, TLC371Y

LinCMOS™ DIFFERENTIAL COMPARATORS

SLCS017 – JULY 1991 – REVISED FEBRUARY 1992

electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC371Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$		1	5	mV
I_{IO} Input offset current			1	100	pA
I_{IB} Input bias current			5	100	pA
V_{ICR} Common-mode input voltage range		0 to $V_{DD} - 1$			V
I_{OH} High-level output current			0.1		nA
V_{OL} Low-level output voltage			150	400	mV
I_{OL} Low-level output current		6	16		mA
I_{DD} Supply current			75	150	μA

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC371 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo-loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.




Figure 1. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity, to the input offset voltage, the output changes states.

TLC371, TLC371Y LinCMOS™ DIFFERENTIAL COMPARATORS

SLCS017 – JULY 1991 – REVISED FEBRUARY 1992

PARAMETER MEASUREMENT INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo-loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is "sliced" symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step-up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.






Figure 2. Circuit for Input Offset Voltage Measurement

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Propagation delay time, low-to-high-level output is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. A low signal, for example 105 mV or 5 mV overdrive, causes the output to change state.



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 3. Propagation Delay, Rise, and Fall Times Circuit and Voltage Waveforms

TLC371, TLC371Y

LinCMOS™ DIFFERENTIAL COMPARATORS

SLCS017 – JULY 1991 – REVISED FEBRUARY 1992

PRINCIPLES OF OPERATION

LinCMOS™ process

The LinCMOS™ process is a linear polysilicon-gate CMOS process. Primarily designed for single-supply applications, LinCMOS™ products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS™ products. Further questions should be directed to the nearest TI sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g., during board assembly. If a circuit in which one amplifier from a dual operational amplifier is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage build-up, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 4. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins.

All input and output pins on LinCMOS™ and Advanced LinCMOS™ products have associated ESD protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500-Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 4. LinCMOS™ ESD-Protection Schematic

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PRINCIPLES OF OPERATION

input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive-and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS} . Q1 turns on when the voltage at the input rises above the voltage on the V_{DD} pin by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level ($V_T \sim 22$ to 26 V) and turn Q2 on. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS} . If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

circuit design considerations

LinCMOS™ products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power-up or power-down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is ± 5 mA. Figures 5 and 6 show typical characteristics for input voltage vs input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limit the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 5. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 7).

TLC371, TLC371Y LinCMOS™ DIFFERENTIAL COMPARATORS

SLCS017 – JULY 1991 – REVISED FEBRUARY 1992

PRINCIPLES OF OPERATION

circuit design considerations (continued)

**INPUT CURRENT
VS
INPUT VOLTAGE**




Figure 5

**INPUT CURRENT
VS
INPUT VOLTAGE**





Figure 6



Positive Voltage Input Current Limit :

$$R_I = \frac{V_I - V_{DD} - 0.3 \text{ V}}{5 \text{ mA}}$$

Negative Voltage Input Current Limit :

$$R_I = \frac{-V_I - V_{DD} - (-0.3 \text{ V})}{5 \text{ mA}}$$

NOTE A: If the correct input state is required when the negative input exceeds V_{SS} , a Schottky clamp is required.

Figure 7. Typical Input Current-Limiting Configuration for a LinCMOS™ Comparator

TLC372, TLC372Q, TLC372Y LinCMOS™ DUAL DIFFERENTIAL COMPARATORS

SLCS114A – NOVEMBER 1983 – REVISED NOVEMBER 1996

- Single or Dual-Supply Operation
- Wide Range of Supply Voltages
2 V to 18 V
- Very Low Supply Current Drain
150 μ A Typ at 5 V
- Fast Response Time . . . 200 ns Typ for
TTL-Level Input Step
- Built-in ESD Protection
- High Input Impedance . . . 10^{12} Ω Typ
- Extremely Low Input Bias Current
5 pA Typ
- Ultrastable Low Input Offset Voltage
- Input Offset Voltage Change at Worst-Case
Input Conditions Typically 0.23 μ V/Month,
Including the First 30 Days
- Common-Mode Input Voltage Range
Includes Ground
- Output Compatible With TTL, MOS, and
CMOS
- Pin-Compatible With LM393


description

This device is fabricated using LinCMOS™ technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 2 V to 18 V. Each device features extremely high input impedance (typically greater than 10^{12} Ω), allowing direct interfacing with high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships.


The TLC372 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in a degradation of the device parametric performance.

The TLC372C is characterized for operation from 0°C to 70°C. The TLC372I is characterized for operation from -40°C to 85°C. The TLC372M is characterized for operation over the full military temperature range of -55°C to 125°C. The TLC372Q is characterized for operation from -40°C to 125°C.

TLC372C, TLC372I, TLC372M, TLC372Q
D, P, OR PW PACKAGE
TLC372M . . . JG PACKAGE
(TOP VIEW)




TLC372M . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

symbol (each comparator)



LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

TLC372, TLC372Q, TLC372Y LinCMOS™ DUAL DIFFERENTIAL COMPARATORS

SLCS114A – NOVEMBER 1983 – REVISED NOVEMBER 1996

equivalent schematic (each comparator)



AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES					CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	
0°C to 70°C	5 mV	TLC372CD	—	—	TLC372CP	TLC372CPW	TLC372Y
-40°C to 85°C	5 mV	TLC372ID	—	—	TLC372IP	—	—
-55°C to 125°C	5 mV	TLC372MD	TLC372MFK	TLC372MJG	TLC372MP	—	—
-40°C to 125°C	5 mV	TLC372QD	—	—	TLC372QP	—	—


The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC372CDR).

TLC372, TLC372Q, TLC372Y LinCMOS™ DUAL DIFFERENTIAL COMPARATORS

SLCS114A – NOVEMBER 1983 – REVISED NOVEMBER 1996

TLC372Y chip information

These chips, when properly assembled, display characteristics similar to the TLC372C. Thermal compression or ultrasonic bonding can be used on the doped-aluminum bonding pads. Chips can be mounted with conductive epoxy or a gold-silicon preform.



TLC372, TLC372Q, TLC372Y

LinCMOS™ DUAL DIFFERENTIAL COMPARATORS

SLCS114A – NOVEMBER 1983 – REVISED NOVEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	18 V
Differential input voltage, V_{ID} (see Note 2)	± 18 V
Input voltage range, V_I	-0.3 V to 18 V
Output voltage, V_O	18 V
Input current, I_I	± 5 mA
Output current, I_O	20 mA
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLC372C	0°C to 70°C
TLC372I	-40°C to 85°C
TLC372M	-55°C to 125°C
TLC372Q	-40°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values except differential voltages are with respect to network ground.
 2. Differential voltages are at IN+ with respect to IN-.
 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING			POWER RATING	POWER RATING	POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	145 mW
FK	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
P	500 mW	8.0 mW/°C	87°C	500 mW	500 mW	200 mW
PW	525 mW	4.2 mW/°C	25°C	336 mW	N/A	N/A

recommended operating conditions

	TLC372C		TLC372I		TLC372M		TLC372Q		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V_{DD}	3	16	3	16	4	16	4	16	V
Common-mode input voltage, V_{IC}	$V_{DD} = 5$ V		0	3.5	0	3.5	0	3.5	V
	$V_{DD} = 10$ V		0	8.5	0	8.5	0	8.5	
Operating free-air temperature, T_A	0	70	-40	85	-55	125	-40	125	°C



electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A †	TLC372C			TLC372I			TLC372M, TLC372Q			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4	25°C		1	5		1	5		1	5	mV
		Full range			6.5			7			10	
I_{IO} Input offset current		25°C		1			1			1		pA
		MAX			0.3			1			10	nA
I_{IB} Input bias current		25°C		5			5			5		pA
		MAX			0.6			2			20	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD}-1$			0 to $V_{DD}-1$			0 to $V_{DD}-1$			V
		Full range	0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$			
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C		0.1		0.1			0.1		nA
		$V_{OH} = 15\text{ V}$	Full range			1			1		3	μA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	25°C		150	400		150	400		150	400	mV
		Full range			700			700			700	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	6	16		6	16		6	16	mA	
I_{DD} Supply current (two comparators)	$V_{ID} = 1\text{ V}$, No load	25°C		150	300		150	300		150	300	μA
		Full range			400			400			400	

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC372C, -40°C to 85°C for TLC372I, and -55°C to 125°C for TLC372M and -40°C to 125°C for TLC372Q. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ ‡, 100-mV input step with 5-mV overdrive		650		ns
	See Note 5, TTL-level input step		200		

‡ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

TLC372, TLC372Q, TLC372Y LinCMOS™ DUAL DIFFERENTIAL COMPARATORS

SLCS114A – NOVEMBER 1983 – REVISED NOVEMBER 1996

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONST	TLC372Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4		1	5	mV
I_{IO} Input offset current			1		pA
I_{IB} Input bias current			5		pA
V_{ICR} Common-mode input voltage range			0 to $V_{DD}-1$		V
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$		0.1		nA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$		150	400	mV
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	6	16		mA
I_{DD} Supply current (two comparators)	$V_{ID} = 1\text{ V}$, No load		150	300	μA

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC372 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.




Figure 1. Method for Verifying That Input Offset Voltage is Within Specified Limits

PARAMETER MEASUREMENT INFORMATION

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 2. Circuit for Input Offset Voltage Measurement

TLC372, TLC372Q, TLC372Y LinCMOS™ DUAL DIFFERENTIAL COMPARATORS

SLCS114A – NOVEMBER 1983 – REVISED NOVEMBER 1996

PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high-level output, is measured from the leading edge of the input pulse, while response time, high-to-low-level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 3, so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.



NOTE A: C_L includes probe and jig capacitance.

Figure 3. Response, Rise, and Fall Times Circuit and Voltage Waveforms

PRINCIPLES OF OPERATION

LinCMOS™ process

The LinCMOS™ process is a Linear polysilicon-gate complementary-MOS process. Primarily designed for single-supply applications, LinCMOS™ products facilitate the design of a wide range of high-performance analog functions, from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS™ products. Further questions should be directed to the nearest TI field sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g. during board assembly. If a circuit in which one amplifier from a dual operational amplifier is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage build up, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 4. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of TI's ESD-protection circuit is presented on the next page.

All input and output pins on LinCMOS and Advanced LinCMOS™ products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500-Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 4. LinCMOS™ ESD-Protection Schematic

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

TLC372, TLC372Q, TLC372Y

LinCMOS™ DUAL DIFFERENTIAL COMPARATORS

SLCS114A – NOVEMBER 1983 – REVISED NOVEMBER 1996

PRINCIPLES OF OPERATION

input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive-and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS} . Q1 turns on when the voltage at the input rises above the voltage on the V_{DD} pin by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level ($V_T \sim 22\text{ V to }26\text{ V}$) and turn Q2 on. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS} . If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded, and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is $-0.3\text{ V to }-1\text{ V}$ (the forward voltage of D1 and D2).

circuit-design considerations

LinCMOS™ products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is $\pm 5\text{ mA}$. Figures 5 and 6 show typical characteristics for input voltage versus input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limit the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 5. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 7).



PRINCIPLES OF OPERATION

circuit-design considerations (continued)




Figure 5





Figure 6



Positive Voltage Input Current Limit:

$$R_I = \frac{+V_I - V_{DD} - 0.3 \text{ V}}{5 \text{ mA}}$$

Negative Voltage Input Current Limit:

$$R_I = \frac{-V_I - V_{DD} - (-0.3 \text{ V})}{5 \text{ mA}}$$

NOTE A: If the correct output state is required when the negative input exceeds V_{SS} , a schottky clamp is required.

Figure 7. Typical Input Current-Limiting Configuration for a LinCMOS™ Comparator

TLC374, TLC374Q, TLC374Y LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

- Single- or Dual-Supply Operation
- Wide Range of Supply Voltages
2 V to 18 V
- Very Low Supply Current Drain 0.3 mA Typ
at 5 V
- Fast Response Time . . . 200 ns Typ for
TTL-Level Input Step
- Built-In ESD Protection
- High Input Impedance . . . $10^{12} \Omega$ Typ
- Extremely Low Input Bias Current 5 pA Typ
- Ultrastable Low Input Offset Voltage
- Input Offset Voltage Change at Worst-Case
Input Conditions Typically $0.23 \mu\text{V}/\text{Month}$,
Including the First 30 Days
- Common-Mode Input Voltage Range
Includes Ground
- Outputs Compatible With TTL, MOS, and
CMOS
- Pin-Compatible With LM339


description

These quadruple differential comparators are fabricated using LinCMOS™ technology and consist of four independent voltage comparators designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 2 V to 18 V. Each device features extremely high input impedance (typically greater than $10^{12} \Omega$), allowing direct interfacing with high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships.


The TLC374 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

The TLC374C is characterized for operation from 0°C to 70°C . The TLC374I is characterized for operation from -40° to 85°C . The TLC374M is characterized for operation over full military temperature range of -55°C to 125°C . The TLC374Q is characterized for operation from -40°C to 125°C .

D, J, N, OR PW PACKAGE
(TOP VIEW)



FK PACKAGE
(TOP VIEW)



NC – No internal connection

symbol (each comparator)



LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

TLC374, TLC374Q, TLC374Y LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS


SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES					CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)	
0°C to 70°C	5 mV	TLC374CD	—	—	TLC374CN	TLC374CPW	TLC374Y
-40°C to 85°C	5 mV	TLC374ID	—	—	TLC374IN	—	—
-55°C to 125°C	5 mV	TLC374MD	TLC374MFK	TLC374MJ	TLC374MN	—	—
-40°C to 125°C	5 mV	TLC374QD	—	—	TLC374QN	—	—

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLC374CDR).

equivalent schematic (each comparator)




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC374, TLC374Q, TLC374Y LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

TLC374Y chip information

This chip, when properly assembled, displays characteristics similar to the TLC374C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLC374, TLC374Q, TLC374Y LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	18 V
Differential input voltage, V_{ID} (see Note 2)	± 18 V
Input voltage, V_I	V_{DD}
Input voltage range, V_I	-0.3 V to 18 V
Output voltage, V_O	18 V
Input current, I_I	± 5 mA
Output current, I_O	20 mA
Duration of output short circuit to ground (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLC374C	0°C to 70°C
TLC374I	-40°C to 85°C
TLC374M	-55°C to 125°C
TLC374Q	-40°C to 125°C
Storage temperature range, T_{stg}	-65°C to 150°C
Case temperature range for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: D, N, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: J package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values except differential voltages are with respect to network ground.
2. Differential voltages are at $IN+$ with respect to $IN-$.
3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	500 mW	7.6 mW/°C	84°C	500 mW	494 mW	190 mW
FK	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	269 mW
J	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	269 mW
N	500 mW	9.2 mW/°C	95°C	500 mW	500 mW	224 mW
PW	700 mW	5.6 mW/°C	—	448 mW	—	—

recommended operating conditions

	TLC374C		TLC374I		TLC374M		TLC374Q		UNIT	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Supply voltage, V_{DD}	3	16	3	16	4	16	3	16	V	
Common-mode input voltage, V_{IC}	$V_{DD} = 5$ V	0	3.5	0	3.5	0	3.5	0	3.5	V
	$V_{DD} = 10$ V	0	8.5	0	8.5	0	8.5	0	8.5	
Operating free-air temperature, T_A	0	70	-40	85	-55	125	-40	125	°C	



electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLC374C			TLC374I			TLC374M			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4	25°C		1	5		1	5		1	5	mV	
		Full range			6.5			7			10		
I_{IO} Input offset current		25°C		1			1			1		pA	
		MAX			0.3			1			10		
I_{IB} Input bias current		25°C		5			5			5		pA	
		MAX			0.6			2			20		
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD}-1$			0 to $V_{DD}-1$			0 to $V_{DD}-1$			V	
		Full range	0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$				
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$	$V_{OH} = 5\text{ V}$	25°C	0.1			0.1			0.1			nA
		$V_{OH} = 15\text{ V}$	Full range	1			1			1			μA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	25°C	150 400			150 400			150 400			mV	
		Full range	700			700			700				
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	6	16		6	16		6	16		mA	
I_{DD} Supply current (four comparators)	$V_{ID} = 1\text{ V}$, No load	25°C	300 600			300 600			300 600			mA	
		Full range	800			800			800				

† All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is 0°C to 70°C for TLC374C, -40°C to 85°C for TLC374I, and -55°C to 125°C for the TLC374M, and -40°C to 125°C for TLC374Q. MAX is 70°C for TLC374C, 85°C TLC374I, and 125°C for the TLC374M, and 125°C for TLC374Q. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLC374C, TLC374I TLC374M, TLC374Q			UNIT	
		MIN	TYP	MAX		
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ ‡, See Note 5	100-mV input step with 5-mV overdrive			650	ns
		TTL-level input step			200	

‡ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

TLC374, TLC374Q, TLC374Y

LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TLC374Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4		1	5	mV
I_{IO} Input offset current			1		pA
I_{IB} Input bias current			5		pA
V_{ICR} Common-mode input voltage range		0 to $V_{DD} - 1$			V
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$		0.1		nA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$		150	400	mV
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ mV}$	6	16		mA
I_{DD} Supply current (four comparators)	$V_{ID} = 1\text{ V}$, No load		300	600	μA

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLC374Y			UNIT
		MIN	TYP	MAX	
Response time	R_L connected to 5 V through 5.1 k Ω , $C_L = 15\text{ pF}$ †, See Note 5	100-mV input step with 5-mV overdrive			ns
		TTL-level input step			

† C_L includes probe and jig capacitance.

NOTE 4: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC374 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternative for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity to the input offset voltage, the output changes state.




Figure 1. Method for Verifying That Input Offset Voltage is Within Specified Limits

TLC374, TLC374Q, TLC374Y LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

PARAMETER MEASUREMENT INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 2. Test Circuit for Input Offset Voltage Measurement

TLC374, TLC374Q, TLC374Y LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high-level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example, 105-mV or 5-mV overdrive, causes the output to change state.



NOTE A: C_L includes probe and jig capacitance.

Figure 3. Response, Rise, and Fall Times Test Circuit and Voltage Waveforms

TLC374, TLC374Q, TLC374Y

LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

LinCMOS process

LinCMOS process is a linear polysilicon-gate complimentary-MOS process. Primarily designed for single-supply applications, LinCMOS products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS products. Further questions should be directed to the nearest TI field sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g. during board assembly. If a circuit in which one amplifier from a dual operational amplifier is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage build up, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 4. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of TI's ESD-protection circuit is presented on the next page.

All input and output pins of LinCMOS and Advanced LinCMOS products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500-Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 4. LinCMOS ESD-Protection Schematic

PRINCIPLES OF OPERATION

Input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS} . Q1 turns on when the voltage at the input rises above the voltage on V_{DD} by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 as Q1 saturates forces the voltage at the drain and gate of Q2 to exceed its threshold level ($V_T \sim 22$ to 26 V) and turn on Q2. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS} . If the voltage on the input pin continues to rise, the breakdown voltage of D3 is exceeded and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 V to 27 V, which is well below the gate oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward-biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

circuit-design considerations

LinCMOS products are being used in actual circuits environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is ± 5 mA. Figures 5 and 6 show typical characteristics for input voltage vs input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. The input current should be externally limited even through internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limit the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 5. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.


When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2, and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 7).

TLC374, TLC374Q, TLC374Y

LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS


SLCS118A – NOVEMBER 1983 – REVISED OCTOBER 1996

PRINCIPLES OF OPERATION




† The dashed line identifies an area of operation where some degradation of parametric performance may be experienced.

Figure 5



† The dashed line identifies an area of operation where some degradation of parametric performance may be experienced.

Figure 6



Positive Voltage Input Current Limit:

$$R_{I1} = \frac{+V_I - V_{DD} - 0.3 \text{ V}}{5 \text{ mA}}$$

Negative Voltage Input Current Limit:

$$R_{I1} = \frac{-V_I - V_{DD} - (0.3 \text{ V})}{5 \text{ mA}}$$

NOTE A: If the correct output state is required when the negative input exceeds V_{SS} , a Schottky clamp is required.

Figure 7. Typical Input Current-Limiting Configuration for a LinCMOS Comparator

TLC193, TLC393 DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

- Very Low Power . . . 110 μ W Typ at 5 V
- Fast Response Time . . . $t_{PLH} = 2.5 \mu$ s Typ With 5-mV Overdrive
- Single Supply Operation:
 TLC393C . . . 3 V to 16 V
 TLC393I . . . 3 V to 16 V
 TLC393M . . . 4 V to 16 V
 TLC193M . . . 4 V to 16 V
- On-Chip ESD Protection


description

The TLC193 and TLC393 consist of dual independent micropower voltage comparators designed to operate from a single supply. It is functionally similar to the LM393 but uses one-twentieth the power for similar response times. The open-drain MOS output stage interfaces to a variety of loads and supplies. For a similar device with a push-pull output configuration (see the TLC3702 data sheet).


Texas Instruments LinCMOS™ process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS™ process offers extremely stable input offset voltages, even with differential input stresses of several volts. This characteristic makes it possible to build reliable CMOS comparators.

The TLC393C is characterized for operation over the commercial temperature range of 0°C to 70°C. The TLC393I is characterized for operation over the extended industrial temperature range of -40°C to 85°C. The TLC193M and TLC393M are characterized for operation over the full military temperature range of -55°C to 125°C.

D, JG, P, OR PW PACKAGE
(TOP VIEW)




FK PACKAGE
(TOP VIEW)



NC – No internal connection

symbol (each comparator)



AVAILABLE OPTIONS

T _A	V _{IOMax} at 25°C	PACKAGES				
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)
0°C to 70°C	5 mV	TLC393CD	—	—	TLC393CP	TLC393CPWLE
-40°C to 85°C	5 mV	TLC393ID	—	—	TLC393IP	TLC393IPWLE
-55°C to 125°C	5 mV	TLC393MD	TLC193MFK	TLC193MJG	TLC393MP	—

† The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC393CDR).

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLC193, TLC393 DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

schematic



OPEN-DRAIN CMOS OUTPUT

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{DD} (see Note 1)	– 0.3 V to 18 V
Differential input voltage, V_{ID} (see Note 2)	± 18 V
Input voltage range, V_I	– 0.3 V to V_{DD}
Output voltage range, V_O	– 0.3 V to 16 V
Input current, I_I	± 5 mA
Output current, I_O (each output)	20 mA
Total supply current into V_{DD}	40 mA
Total current out of GND	40 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range:	
TLC393C	0°C to 70°C
TLC393I	– 40°C to 85°C
TLC393M	– 55°C to 125°C
TLC193M	– 55°C to 125°C
Storage temperature range	– 65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at $IN+$ with respect to $IN-$.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING		POWER RATING	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	—
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW	—
PW	525 mW	4.2 mW/°C	336 mW	273 mW	—

TLC193, TLC393

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

recommended operating conditions

	TLC393C			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2		$V_{DD} - 1.5$	V
Low-level output current, I_{OL}			20	mA
Operating free-air temperature, T_A	0		70	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITION†	T_A	TLC393C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, $V_{DD} = 5$ V to 10 V, See Note 3	25°C		1.4	5	mV
		0°C to 70°C			6.5	
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C		1		pA
		70°C			0.3	nA
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C		5		pA
		70°C			0.6	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$		V	
		0°C to 70°C	0 to $V_{DD} - 1.5$			
CMMR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
		70°C	84			
		0°C	84			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85		dB	
		70°C	85			
		0°C	85			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V, $I_{OL} = 6$ mA	25°C	300	400	mV	
		70°C	650			
I_{OH} High-level output current	$V_{ID} = 1$ V, $V_O = 5$ V	25°C	0.8	40	nA	
		70°C	1		μA	
I_{DD} Supply current (both comparators)	Outputs low, No load	25°C	22	40	μA	
		0°C to 70°C	50			

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.

TLC193, TLC393

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

recommended operating conditions

	TLC393I			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2	$V_{DD} - 1.5$		V
Low-level output current, I_{OL}	20			mA
Operating free-air temperature, T_A	-40	85		°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A	TLC393I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, $V_{DD} = 5\text{ V to }10\text{ V}$, See Note 3	25°C		1.4	5	mV
		-40°C to 85°C			7	
I_{IO} Input offset current	$V_{IC} = 2.5\text{ V}$	25°C		1		pA
		85°C			1	nA
I_{IB} Input bias current	$V_{IC} = 2.5\text{ V}$	25°C		5		pA
		85°C			2	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$			V
		-40°C to 85°C	0 to $V_{DD} - 1.5$			
CMMR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C		84		dB
		85°C		84		
		-40°C		84		
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5\text{ V to }10\text{ V}$	25°C		85		dB
		85°C		85		
		-40°C		84		
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 6\text{ mA}$	25°C		300	400	mV
		85°C			700	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_O = 5\text{ V}$	25°C		0.8	40	nA
		85°C			1	μA
I_{DD} Supply current (both comparators)	Outputs low, No load	25°C		22	40	μA
		-40°C to 85°C			65	

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



TLC193, TLC393

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

recommended operating conditions

	TLC193M, TLC393M			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	4	5	16	V
Common-mode input voltage, V_{IC}	0	$V_{DD} - 1.5$		V
Low-level output current, I_{OL}	20			mA
Operating free-air temperature, T_A	-55		125	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A	TLC193M, TLC393M			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, $V_{DD} = 5\text{ V to }10\text{ V}$, See Note 4	25°C	1.4		5	mV
		-55°C to 125°C			10	
I_{IO} Input offset current	$V_{IC} = 2.5\text{ V}$	25°C	1			pA
		125°C			15	nA
I_{IB} Input bias current	$V_{IC} = 2.5\text{ V}$	25°C	5			pA
		125°C			30	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$			V
		-55°C to 125°C	0 to $V_{DD} - 1.5$			
CMMR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84			dB
		125°C	84			
		-55°C	84			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5\text{ V to }10\text{ V}$	25°C	85			dB
		125°C	84			
		-55°C	84			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 6\text{ mA}$	25°C	300	400		mV
		125°C	800			
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_O = 5\text{ V}$	25°C	0.8	40		nA
		125°C	1			µA
I_{DD} Supply current (both comparators)	Outputs low, No load	25°C	22	40		µA
		-55°C to 125°C	90			

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V (with a 2.5-kΩ load to V_{DD}).

TLC193, TLC393

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (see Figure 3)

PARAMETER	TEST CONDITIONS	TLC393C, TLC393I TLC193M, TLC393M			UNIT
		MIN	TYP	MAX	
t_{PLH} Propagation delay time, low-to-high-level output	$f = 10\text{ kHz}$, $C_L = 15\text{ pF}$	Overdrive = 2 mV	4.5		μs
		Overdrive = 5 mV	2.5		
		Overdrive = 10 mV	1.7		
		Overdrive = 20 mV	1.2		
		Overdrive = 40 mV	1.1		
t_{PHL} Propagation delay time, high-to-low-level output	$V_I = 1.4\text{-V}$ step at $IN+$	1.1		μs	
	$f = 10\text{ kHz}$, $C_L = 15\text{ pF}$	Overdrive = 2 mV	3.6		
		Overdrive = 5 mV	2.1		
		Overdrive = 10 mV	1.3		
		Overdrive = 20 mV	0.85		
		Overdrive = 40 mV	0.55		
$V_I = 1.4\text{-V}$ step at $IN+$	0.10				
t_f Fall time, output	$f = 10\text{ kHz}$, $C_L = 15\text{ pF}$	Overdrive = 50 mV	22		ns

PARAMETER MEASUREMENT INFORMATION

The TLC393 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for testing parameters such as input offset voltage, common-mode rejection ratio, etc., are suggested.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.




Figure 1. Method for Verifying That Input Offset Voltage Is Within Specified Limits

PARAMETER MEASUREMENT INFORMATION

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1A generates a triangular waveform of approximately 20-mV amplitude. U1B acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1C through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

The voltage divider formed by R9 and R10 provides an increase in input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 2. Circuit for Input Offset Voltage Measurement

TLC193, TLC393 DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATOR


SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Propagation delay time, low-to-high-level output is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example, 105 mV or 5 mV overdrive, causes the output to change state.



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 3. Propagation Delay, Rise Time, and Fall Time Circuit and Voltage Waveforms

TLC193, TLC393 DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	4
I_{IB}	Input bias current	vs Free-air temperature	5
CMRR	Common-mode rejection ratio	vs Free-air temperature	6
kSVR	Supply-voltage rejection ratio	vs Free-air temperature	7
V_{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	8 9
I_{OH}	Low-level output current	vs High-level output voltage vs Free-air temperature	10 11
I_{DD}	Supply current	vs Supply voltage vs Free-air temperature	12 13
t_{PLH}	Low-to-high level output propagation delay time	vs Supply voltage	14
t_{PHL}	High-to-low level output propagation delay time	vs Supply voltage	15
	Low-to-high-level output response	Low-to-high level output propagation delay time	16
	High-to-low level output response	High-to-low level output propagation delay time	17
t_f	Fall time	vs Supply voltage	18




Figure 4




Figure 5

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC193, TLC393 DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS†

**COMMON-MODE REJECTION RATIO
vs
FREE-AIR TEMPERATURE**




Figure 6

**SUPPLY VOLTAGE REJECTION RATIO
vs
FREE-AIR TEMPERATURE**




Figure 7

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 8

**LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 9

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC193, TLC393 DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS†




Figure 10




Figure 11




Figure 12




Figure 13

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC193, TLC393 DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS

LOW-TO-HIGH-LEVEL
OUTPUT RESPONSE TIME
vs
SUPPLY VOLTAGE




Figure 14

HIGH-TO-LOW-LEVEL
OUTPUT RESPONSE TIME
vs
SUPPLY VOLTAGE




Figure 15

LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS INPUT OVERDRIVES




Figure 16

HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS INPUT OVERDRIVES





Figure 17

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

The input should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not be damaged as long as the input current is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25°C with $V_{DD} = 5$ V, both inputs must remain between -0.2 V and 4 V to assure proper device operation.

To assure reliable operation, the supply should be decoupled with a capacitor (0.1- μ F) positioned as close to the device as possible.

The TLC393 has internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices, as exposure to ESD may result in the degradation of the device parametric performance.


Table of Applications

	FIGURE
Pulse-width-modulated motor speed controller	19
Enhanced supply supervisor	20
Two-phase nonoverlapping clock generator	21
Micropower switching regulator	28

TLC193, TLC393
DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

APPLICATION INFORMATION




NOTES: C. The recommended minimum capacitance is 10 μ F to eliminate common ground switching noise.
 D. Adjust C1 for change in oscillator frequency.

Figure 19. Pulse-Width-Modulated Motor Speed Controller

TLC193, TLC393 DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

APPLICATION INFORMATION




- NOTES: A. $V_{UNREG} = 2.5 \frac{(R1 + R2)}{R2}$
 B. The value of C_T determines the time delay of reset.

Figure 20. Enhanced Supply Supervisor

TLC193, TLC393 DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATOR

SLCS115B – DECEMBER 1986 – REVISED FEBRUARY 1997

APPLICATION INFORMATION



- NOTES: A. Adjust C1 for a change in oscillator frequency where:
 $1/f = 1.85(100 \text{ k}\Omega)C1$
 B. Adjust R1 and R3 to change duty cycle
 C. Adjust R2 to change deadtime

Figure 21. Two-Phase Nonoverlapping Clock Generator

TLC3702, TLC3702Q DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

- **Push-Pull CMOS Output Drives Capacitive Loads Without Pullup Resistor,**
 $I_O = \pm 8 \text{ mA}$
- **Very Low Power . . . 100 μW Typ at 5 V**
- **Fast Response Time . . . $t_{PLH} = 2.7 \mu\text{s}$ Typ**
With 5-mV Overdrive
- **Single-Supply Operation . . . 3 V to 16 V**
TLC3702M . . . 4 V to 16 V
- **On-Chip ESD Protection**


description

The TLC3702 consists of two independent micropower voltage comparators designed to operate from a single supply and be compatible with modern HCMOS logic systems. They are functionally similar to the LM339 but use one-twentieth of the power for similar response times. The push-pull CMOS output stage drives capacitive loads directly without a power-consuming pullup resistor to achieve the stated response time. Eliminating the pullup resistor not only reduces power dissipation, but also saves board space and component cost. The output stage is also fully compatible with TTL requirements.


Texas Instruments LinCMOS™ process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS™ process offers extremely stable input offset voltages with large differential input voltages. This characteristic makes it possible to build reliable CMOS comparators.

The TLC3702C is characterized for operation over the commercial temperature range of 0°C to 70°C. The TLC3702I is characterized for operation over the extended industrial temperature range of –40°C to 85°C. The TLC3702M is characterized for operation over the full military temperature range of –55°C to 125°C. The TLC3702Q is characterized for operation from –40°C to 125°C.

**D, JG, OR P PACKAGE
(TOP VIEW)**




**FK PACKAGE
(TOP VIEW)**



NC – No internal connection

symbol (each comparator)



LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

TLC3702, TLC3702Q DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS


SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

AVAILABLE OPTIONS

T _A	V _{IO} max at 25°C	PACKAGES			
		SMALL OUTLINE (D)	CERAMIC (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0°C to 70°C	5 mV	TLC3702CD	—	—	TLC3702CP
-40°C to 85°C	5 mV	TLC3702ID	—	—	TLC3702IP
-55°C to 125°C	5 mV	—	TLC3702MFK	TLC3702MJG	—
-40°C to 125°C	5 mV	—	—	TLC3702QJG	—

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC3702CDR).

functional block diagram (each comparator)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{DD} (see Note 1)	-0.3 V to 18 V
Differential input voltage, V _{ID} (see Note 2)	±18 V
Input voltage range, V _I	-0.3 to V _{DD}
Output voltage range, V _O	-0.3 to V _{DD}
Input current, I _I	±5 mA
Output current, I _O (each output)	±20 mA
Total supply current into V _{DD}	40 mA
Total current out of GND	40 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TLC3702C	0 to 70°C
TLC3702I	-40°C to 85°C
TLC3702M	-55°C to 125°C
TLC3702Q	-40°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at IN+ with respect to IN-.

TLC3702, TLC3702Q

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW	N/A

recommended operating conditions

	TLC3702C			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2		$V_{DD} - 1.5$	V
High-level output current, I_{OH}			-20	mA
Low-level output current, I_{OL}			20	mA
Operating free-air temperature, T_A	0		70	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A	TLC3702C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = 5\text{ V to }10\text{ V}$, $V_{IC} = V_{ICRmin}$, See Note 3	25°C		1.2	5	mV
		0°C to 70°C			6.5	
I_{IO} Input offset current	$V_{IC} = 2.5\text{ V}$	25°C		1		pA
		70°C			0.3	nA
I_{IB} Input bias current	$V_{IC} = 2.5\text{ V}$	25°C		5		pA
		70°C			0.6	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$			V
		0°C to 70°C	0 to $V_{DD} - 1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C		84		dB
		70°C		84		
		0°C		84		
kSVR Supply-voltage rejection ratio	$V_{DD} = 5\text{ V to }10\text{ V}$	25°C		85		dB
		70°C		85		
		0°C		85		
V_{OH} High-level output voltage	$V_{ID} = 1\text{ V}$, $I_{OH} = -4\text{ mA}$	25°C	4.5	4.7		V
		70°C	4.3			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OH} = 4\text{ mA}$	25°C		210	300	mV
		70°C			375	
I_{DD} Supply current (both comparators)	Outputs low, No load	25°C		18	40	μA
		0°C to 70°C			50	

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



TLC3702, TLC3702Q

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

recommended operating conditions

	TLC3702I			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2	$V_{DD} - 1.5$		V
High-level output current, I_{OH}	-20			mA
Low-level output current, I_{OL}	20			mA
Operating free-air temperature, T_A	-40	85		°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITION†	T_A	TLC3702I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = 5\text{ V to }10\text{ V}$, $V_{IC} = V_{ICRmin}$, See Note 3	25°C	1.2		5	mV
		-40°C to 85°C			7	
I_{IO} Input offset current	$V_{IC} = 2.5\text{ V}$	25°C	1			pA
		85°C			1	nA
I_{IB} Input bias current	$V_{IC} = 2.5\text{ V}$	25°C	5			pA
		85°C			2	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$			V
		-40°C to 85°C	0 to $V_{DD} - 1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
		85°C	84			
		-40°C	83			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5\text{ V to }10\text{ V}$	25°C	85		dB	
		85°C	85			
		-40°C	83			
V_{OH} High-level output voltage	$V_{ID} = 1\text{ V}$, $I_{OH} = -4\text{ mA}$	25°C	4.5	4.7	V	
		85°C	4.3			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OH} = -4\text{ mA}$	25°C	210	300	mV	
		85°C	400			
I_{DD} Supply current (both comparators)	Outputs low, No load	25°C	18	40	μA	
		-40°C to 85°C	65			

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3. The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



TLC3702, TLC3702Q

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

recommended operating conditions

	TLC3702M			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	4	5	16	V
Common-mode input voltage, V_{IC}	0	$V_{DD} - 1.5$		V
High-level output current, I_{OH}				-20 mA
Low-level output current, I_{OL}				20 mA
Operating free-air temperature, T_A	-55	125		°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A	TLC3702M			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = 5$ V to 10 V, $V_{IC} = V_{ICRmin}$, See Note 3	25°C	1.2		5	mV
		-55°C to 125°C			10	
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C	1			pA
		125°C			15	nA
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C	5			pA
		125°C			30	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$			V
		-55°C to 125°C	0 to $V_{DD} - 1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
		125°C	83			
		-55°C	82			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85		dB	
		125°C	85			
		-55°C	82			
V_{OH} High-level output voltage	$V_{ID} = 1$ V, $I_{OH} = -4$ mA	25°C	4.5	4.7	V	
		125°C	4.2			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V, $I_{OH} = -4$ mA	25°C	210	300	mV	
		125°C	500			
I_{DD} Supply current (both comparators)	Outputs low, No load	25°C	18	40	µA	
		-55°C to 125°C	90			

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3. The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



TLC3702, TLC3702Q

DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

recommended operating conditions

	TLC3702Q			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2		$V_{DD} - 1.5$	V
High-level output current, I_{OH}			-20	mA
Low-level output current, I_{OL}			20	mA
Operating free-air temperature, T_A	-40		125	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	T_A	TLC3702Q			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{DD} = 5$ V to 10 V, $V_{IC} = V_{ICRmin}$, See Note 3	25°C		1.2	5	mV
			-40°C to 125°C			10	
I_{IO}	Input offset current	$V_{IC} = 2.5$ V	25°C		1		pA
			125°C			15	nA
I_{IB}	Input bias current	$V_{IC} = 2.5$ V	25°C		5		pA
			125°C			30	nA
V_{ICR}	Common-mode input voltage range		25°C	0 to $V_{DD} - 1$			V
			-40°C to 125°C	0 to $V_{DD} - 1.5$			
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C		84		dB
			125°C		83		
			-40°C		83		
kSVR	Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C		85		dB
			125°C		85		
			-40°C		83		
V_{OH}	High-level output voltage	$V_{ID} = 1$ V, $I_{OH} = -4$ mA	25°C	4.5	4.7		V
			125°C	4.2			
V_{OL}	Low-level output voltage	$V_{ID} = -1$ V, $I_{OH} = -4$ mA	25°C		210	300	mV
			125°C			500	
I_{DD}	Supply current (both comparators)	Outputs low, No load	25°C		18	40	μA
			-40°C to 125°C			90	

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.

TLC3702, TLC3702Q

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		TLC3702C, TLC3702I TLC3702M, TLC3702Q			UNIT
			MIN	TYP	MAX	
t_{PLH} Propagation delay time, low-to-high-level output†	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	Overdrive = 2 mV	4.5		μs	
		Overdrive = 5 mV	2.7			
		Overdrive = 10 mV	1.9			
		Overdrive = 20 mV	1.4			
		Overdrive = 40 mV	1.1			
t_{PHL} Propagation delay time, high-to-low-level output†	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	$V_I = 1.4\text{ V}$ step at IN +	1.1		μs	
		Overdrive = 2 mV	4			
		Overdrive = 5 mV	2.3			
		Overdrive = 10 mV	1.5			
		Overdrive = 20 mV	0.95			
		Overdrive = 40 mV	0.65			
t_f Fall time	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	Overdrive = 50 mV	50		ns	
t_r Rise time	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	Overdrive = 50 mV	125		ns	

† Simultaneous switching of inputs causes degradation in output response.



TLC3702, TLC3702Q DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

PRINCIPLES OF OPERATION

LinCMOS™ process

The LinCMOS™ process is a linear polysilicon-gate CMOS process. Primarily designed for single-supply applications, LinCMOS™ products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS™ products. Further questions should be directed to the nearest TI field sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g., during board assembly. If a circuit in which one amplifier from a dual op amp is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 1. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of the TI ESD-protection circuit is presented on the next page.

All input and output pins on LinCMOS™ and Advanced LinCMOS™ products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500-Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 1. LinCMOS™ ESD-Protection Schematic

LinCMOS and Advanced LinCMOS are trademarks of Texas Instruments Incorporated.



PRINCIPLES OF OPERATION

input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS} . Q1 turns on when the voltage at the input rises above the voltage on the V_{DD} pin by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level ($V_T \sim 22$ to 26 V) and turn Q2 on. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS} . If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate-oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

circuit-design considerations

LinCMOS™ products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is ± 5 mA. Figure 2 and Figure 3 show typical characteristics for input voltage versus input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limit the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 2. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 4).

TLC3702, TLC3702Q DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

PRINCIPLES OF OPERATION

circuit-design considerations (continued)

INPUT CURRENT
vs
INPUT VOLTAGE




Figure 2

INPUT CURRENT
vs
INPUT VOLTAGE





Figure 3



Positive Voltage Input Current Limit :

$$R_I = \frac{V_I - V_{DD} - 0.3 \text{ V}}{5 \text{ mA}}$$

Negative Voltage Input Current Limit :

$$R_I = \frac{-V_I - V_{DD} - (-0.3 \text{ V})}{5 \text{ mA}}$$

NOTE A: If the correct input state is required when the negative input exceeds GND, a Schottky clamp is required.

Figure 4. Typical Input Current-Limiting Configuration for a LinCMOS™ Comparator

PARAMETER MEASUREMENT INFORMATION

The TLC3702 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop which is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, we offer the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 5(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 5(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.

Figure 6 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching mode servo loop in which IC1a generates a triangular waveform of approximately 20-mV amplitude. IC1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by IC1c through the voltage divider formed by R8 and R9. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R8 and R9 provides an increase in input offset voltage by a factor of 100 to make measurement easier. The values of R5, R7, R8, and R9 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be one percent or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.




Figure 5. Method for Verifying That Input Offset Voltage Is Within Specified Limits

TLC3702, TLC3702Q DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION





Figure 6. Circuit for Input Offset Voltage Measurement

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time for the low-to-high-level output is measured from the leading edge of the input pulse, while response time for the high-to-low-level output is measured from the trailing edge of the input pulse. Response time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 7, so that the circuit is just at the transition point. A low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.


TLC3702, TLC3702Q DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 7. Response, Rise, and Fall Times Circuit and Voltage Waveforms

TLC3702, TLC3702Q DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS†

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	8
I_{IB}	Input bias current	vs Free-air temperature	9
CMRR	Common-mode rejection ratio	vs Free-air temperature	10
kSVR	Supply-voltage rejection ratio	vs Free-air temperature	11
V_{OH}	High-level output current	vs Free-air temperature	12
		vs High-level output current	13
V_{OL}	Low-level output voltage	vs Low-level output current	14
		vs Free-air temperature	15
t_t	Transition time	vs Load capacitance	16
	Supply current response	vs Time	17
	Low-to-high-level output response	Low-to-high level output propagation delay time	18
	High-to-low level output response	High-to-low level output propagation delay time	19
t_{PLH}	Low-to-high level output propagation delay time	vs Supply voltage	20
t_{PHL}	High-to-low level output propagation delay time	vs Supply voltage	21
		vs Frequency	22
I_{DD}	Supply current	vs Supply voltage	23
		vs Free-air temperature	24

DISTRIBUTION OF INPUT
OFFSET VOLTAGE




Figure 8

INPUT BIAS CURRENT
vs
FREE-AIR TEMPERATURE




Figure 9

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC3702, TLC3702Q DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS†

**COMMON-MODE REJECTION RATIO
vs
FREE-AIR TEMPERATURE**




Figure 10

**SUPPLY VOLTAGE REJECTION RATIO
vs
FREE-AIR TEMPERATURE**




Figure 11

**HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE**




Figure 12

**HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT**




Figure 13

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC3702, TLC3702Q DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS†




Figure 14




Figure 15




Figure 16




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TLC3702, TLC3702Q

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS


SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS


**LOW-TO-HIGH-LEVEL OUTPUT RESPONSE
FOR VARIOUS INPUT OVERDRIVES**




**HIGH-TO-LOW-LEVEL OUTPUT RESPONSE
FOR VARIOUS INPUT OVERDRIVES**



**LOW-TO-HIGH-LEVEL
OUTPUT RESPONSE TIME
vs
SUPPLY VOLTAGE**



**HIGH-TO-LOW-LEVEL
OUTPUT RESPONSE TIME
vs
SUPPLY VOLTAGE**



TLC3702, TLC3702Q DUAL MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

TYPICAL CHARACTERISTICS†

**AVERAGE SUPPLY CURRENT
(PER COMPARATOR)
vs
FREQUENCY**




Figure 22

**SUPPLY CURRENT
vs
SUPPLY VOLTAGE**




Figure 23

**SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 24

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC3702, TLC3702Q

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

APPLICATION INFORMATION


The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25°C with $V_{DD} = 5\text{ V}$, both inputs must remain between -0.2 V and 4 V to ensure proper device operation.

To ensure reliable operation, the supply should be decoupled with a capacitor ($0.1\text{ }\mu\text{F}$) that is positioned as close to the device as possible.

The TLC3702 has internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

Table of Applications

	FIGURE
Pulse-width-modulated motor speed controller	25
Enhanced supply supervisor	26
Two-phase nonoverlapping clock generator	27
Micropower switching regulator	28




NOTES: D. The recommended minimum capacitance is $10\text{ }\mu\text{F}$ to eliminate common ground switching noise.
 E. Adjust C1 for change in oscillator frequency.

Figure 25. Pulse-Width-Modulated Motor Speed Controller

TLC3702, TLC3702Q DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

APPLICATION INFORMATION



NOTES: A. $V_{(UNREG)} = 2.5 \frac{(R1 + R2)}{R2}$

B. The value of C_T determines the time delay of reset.


Figure 26. Enhanced Supply Supervisor

TLC3702, TLC3702Q

DUAL MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

APPLICATION INFORMATION



- NOTES: A. Adjust C1 for a change in oscillator frequency where:
 $1/f = 1.85(100\text{ k}\Omega)C1$
 B. Adjust R1 and R3 to change duty cycle
 C. Adjust R2 to change deadtime

Figure 27. Two-Phase Nonoverlapping Clock Generator

TLC3702, TLC3702Q DUAL MICROWATT LinCMOS™ VOLTAGE COMPARATORS


SLCS013C – NOVEMBER 1986 – REVISED FEBRUARY 1997

APPLICATION INFORMATION

$$V_I = 6 \text{ V to } 16 \text{ V}$$

$$I_L = 0.01 \text{ mA to } 0.25 \text{ mA}$$

$$V_O = 2.5 \frac{(R_1 + R_2)}{R_2}$$



- NOTES:
- Adjust C1 for a change in oscillator frequency
 - TLC271 – Tie pin 8 to pin 7 for low bias operation
 - SK9504 – $V_{DS} = 40 \text{ V}$
 $I_{DS} = 1 \text{ A}$
 - To achieve microampere current drive, the inductance of the circuit must be increased.

Figure 28. Micropower Switching Regulator

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC3704, TLC3704Q

QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

- **Push-Pull CMOS Output Drives Capacitive Loads Without Pullup Resistor,**
 $I_O = \pm 8 \text{ mA}$
- **Very Low Power . . . 200 μW Typ at 5 V**
- **Fast Response Time . . . $t_{pLH} = 2.7 \mu\text{s}$ Typ With 5-mV Overdrive**
- **Single Supply Operation . . . 3 V to 16 V**
TLC3704M . . . 4 V to 16 V
- **On-Chip ESD Protection**

**D, J, OR N PACKAGE
(TOP VIEW)**




description

The TLC3704 consists of four independent micropower voltage comparators designed to operate from a single supply and be compatible with modern HCMOS logic systems. They are functionally similar to the LM339 but use 1/20th the power for similar response times. The push-pull CMOS output stage drives capacitive loads directly without a power-consuming pullup resistor to achieve the stated response time. Eliminating the pullup resistor not only reduces power dissipation, but also saves board space and component cost. The output stage is also fully compatible with TTL requirements.

Texas Instruments LinCMOS™ process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS process offers extremely stable input offset voltages with large differential input voltages. This characteristic makes it possible to build reliable CMOS comparators.


The TLC3704C is characterized for operation over the commercial temperature range of 0°C to 70°C. The TLC3704I is characterized for operation over the extended industrial temperature range of -40°C to 85°C. The TLC3704M is characterized for operation over the full military temperature range of -55°C to 125°C. The TLC3704Q is characterized for operation from -40°C to 125°C.

**FK PACKAGE
(TOP VIEW)**



NC – No internal connection

symbol (each comparator)



LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS


SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

AVAILABLE OPTIONS

T _A	V _{I0} max at 25°C	PACKAGE			
		SMALL OUTLINE (D)	CERAMIC (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)
0°C to 70°C	5 mV	TLC3704CD	—	—	TLC3704CN
– 40°C to 85°C	5 mV	TLC3704ID	—	—	TLC3704IN
– 55°C to 125°C	5 mV	—	TLC3704MFK	TLC3704MJ	—
– 40°C to 125°C	5 mV	—	—	TLC3704QJ	—

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC3704CDR).

functional block diagram (each comparator)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{DD} (see Note 1)	– 0.3 V to 18 V
Differential input voltage, V _{ID} (see Note 2)	± 18 V
Input voltage range, V _I	– 0.3 to V _{DD}
Output voltage range, V _O	– 0.3 to V _{DD}
Input current, I _I	± 5 mA
Output current, I _O (each output)	± 20 mA
Total supply current into V _{DD}	40 mA
Total current out of GND	60 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TLC3704C	0 to 70°C
TLC3704I	– 40°C to 85°C
TLC3704M	– 55°C to 125°C
TLC3704Q	– 40°C to 125°C
Storage temperature range	– 65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at IN+ with respect to IN–.

TLC3704, TLC3704Q

QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	N/A

recommended operating conditions

	TLC3704C			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2	$V_{DD} - 1.5$		V
High-level output current, I_{OH}				-20
Low-level output current, I_{OL}				20
Operating free-air temperature, T_A	0			70
			70	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	T_A	TLC3704C			UNIT
				MIN	TYP	MAX	
V_{IO}	Input offset voltage	$V_{DD} = 5\text{ V}$ to 10 V , $V_{IC} = V_{ICRmin}$, See Note 3	25°C	1.2		5	mV
			0°C to 70°C			6.5	
I_{IO}	Input offset current	$V_{IC} = 2.5\text{ V}$	25°C	1		1	pA
			70°C			0.3	nA
I_{IB}	Input bias current	$V_{IC} = 2.5\text{ V}$	25°C	5		5	pA
			70°C			0.6	nA
V_{ICR}	Common-mode input voltage range		25°C	0 to $V_{DD} - 1$		V	
			0°C to 70°C	0 to $V_{DD} - 1.5$			
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
			70°C	84			
			0°C	84			
kSVR	Supply-voltage rejection ratio	$V_{DD} = 5\text{ V}$ to 10 V	25°C	85		dB	
			70°C	85			
			0°C	85			
V_{OH}	High-level output voltage	$V_{ID} = 1\text{ V}$, $I_{OH} = -4\text{ mA}$	25°C	4.5	4.7	V	
			70°C	4.3			
V_{OL}	Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OH} = 4\text{ mA}$	25°C	210	300	mV	
			70°C	375			
I_{DD}	Supply current (all four comparators)	Outputs low, No load	25°C	35	80	µA	
			0°C to 70°C	100			

† All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



TLC3704, TLC3704Q

QUAD MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

recommended operating conditions

	TLC3704I			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2		$V_{DD} - 1.5$	V
High-level output current, I_{OH}			-20	mA
Low-level output current, I_{OL}			20	mA
Operating free-air temperature, T_A	-40		85	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V, $V_{IC} = 0$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLC3704I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = 5$ V to 10 V, $V_{IC} = V_{ICRmin}$, See Note 3	25°C		1.2	5	mV
		-40°C to 85°C			7	
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C		1		pA
		85°C			1	nA
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C		5		pA
		85°C			2	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$		V	
		-40°C to 85°C	0 to $V_{DD} - 1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
		85°C	84			
		-40°C	83			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85		dB	
		85°C	85			
		-40°C	83			
V_{OH} High-level output voltage	$V_{ID} = 1$ V, $I_{OH} = -4$ mA	25°C	4.5	4.7	V	
		85°C	4.3			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V, $I_{OH} = 4$ mA	25°C	210	300	mV	
		85°C		400		
I_{DD} Supply current (all four comparators)	Outputs low, No load	25°C	35	80	μA	
		-40°C to 85°C		125		

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



TLC3704, TLC3704Q

QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

recommended operating conditions

	TLC3704M			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	4	5	16	V
Common-mode input voltage, V_{IC}	0	$V_{DD} - 1.5$		V
High-level output current, I_{OH}	– 20			mA
Low-level output current, I_{OL}	20			mA
Operating free-air temperature, T_A	– 55	125		°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V, $V_{IC} = 0$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLC3704M			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = 5$ V to 10 V, $V_{IC} = V_{ICRmin}$, See Note 3	25°C	1.2 5		mV	
		–55°C to 125°C	10			
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C	1		pA	
		125°C	15		nA	
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C	5		pA	
		125°C	30		nA	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$		V	
		–55°C to 125°C	0 to $V_{DD} - 1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84		dB	
		125°C	83			
		–55°C	82			
k_{SVR} Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85		dB	
		125°C	85			
		–55°C	82			
V_{OH} High-level output voltage	$V_{ID} = 1$ V, $I_{OH} = -4$ mA	25°C	4.5	4.7	V	
		125°C	4.2			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V, $I_{OH} = 4$ mA	25°C	210	300	mV	
		125°C	500			
I_{DD} Supply current (all four comparators)	Outputs low, No load	25°C	35	80	μA	
		–55°C to 125°C	175			

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



TLC3704, TLC3704Q QUAD MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

recommended operating conditions

	TLC3704Q			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{DD}	3	5	16	V
Common-mode input voltage, V_{IC}	-0.2		$V_{DD} - 1.5$	V
High-level output current, I_{OH}			-20	mA
Low-level output current, I_{OL}			20	mA
Operating free-air temperature, T_A	-40		125	°C

electrical characteristics at specified operating free-air temperature, $V_{DD} = 5$ V, $V_{IC} = 0$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	TLC3704Q			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{DD} = 5$ V to 10 V, $V_{IC} = V_{ICRmin}$, See Note 3	25°C		1.2	5	mV
		-40°C to 125°C			7	
I_{IO} Input offset current	$V_{IC} = 2.5$ V	25°C		1		pA
		125°C			15	nA
I_{IB} Input bias current	$V_{IC} = 2.5$ V	25°C		5		pA
		125°C			30	nA
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{DD} - 1$			V
		-40°C to 125°C	0 to $V_{DD} - 1.5$			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	84			dB
		125°C	83			
		-40°C	83			
kSVR Supply-voltage rejection ratio	$V_{DD} = 5$ V to 10 V	25°C	85			dB
		125°C	85			
		-40°C	83			
V_{OH} High-level output voltage	$V_{ID} = 1$ V, $I_{OH} = -4$ mA	25°C	4.5	4.7		V
		125°C	4.2			
V_{OL} Low-level output voltage	$V_{ID} = -1$ V, $I_{OH} = 4$ mA	25°C		210	300	mV
		125°C		500		
I_{DD} Supply current (all four comparators)	Outputs low, No load	25°C		35	80	μA
		-40°C to 125°C		175		

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLC3704, TLC3704Q

QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

switching characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TLC3704C, TLC3704I TLC3704M, TLC3704Q			UNIT
				MIN	TYP	MAX	
t_{PLH}	Propagation delay time, low-to-high-level output†	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	Overdrive = 2 mV	4.5		μs	
			Overdrive = 5 mV	2.7			
			Overdrive = 10 mV	1.9			
			Overdrive = 20 mV	1.4			
			Overdrive = 40 mV	1.1			
			$V_I = 1.4\text{-V}$ step at $IN+$	1.1			
t_{PHL}	Propagation delay time, high-to-low-level output†	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	Overdrive = 2 mV	4		μs	
			Overdrive = 5 mV	2.3			
			Overdrive = 10 mV	1.5			
			Overdrive = 20 mV	0.95			
			Overdrive = 40 mV	0.65			
			$V_I = 1.4\text{-V}$ step at $IN+$	0.15			
t_f	Fall time	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	Overdrive = 50 mV	50		ns	
t_r	Rise time	$f = 10\text{ kHz}$, $C_L = 50\text{ pF}$	Overdrive = 50 mV	125		ns	

† Simultaneous switching of inputs causes degradation in output response.

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

LinCMOS process

The LinCMOS process is a linear polysilicon-gate CMOS process. Primarily designed for single-supply applications, LinCMOS products facilitate the design of a wide range of high-performance analog functions from operational amplifiers to complex mixed-mode converters.

While digital designers are experienced with CMOS, MOS technologies are relatively new for analog designers. This short guide is intended to answer the most frequently asked questions related to the quality and reliability of LinCMOS products. Further questions should be directed to the nearest TI field sales office.

electrostatic discharge

CMOS circuits are prone to gate oxide breakdown when exposed to high voltages even if the exposure is only for very short periods of time. Electrostatic discharge (ESD) is one of the most common causes of damage to CMOS devices. It can occur when a device is handled without proper consideration for environmental electrostatic charges, e.g., during board assembly. If a circuit in which one amplifier from a dual op amp is being used and the unused pins are left open, high voltages tends to develop. If there is no provision for ESD protection, these voltages may eventually punch through the gate oxide and cause the device to fail. To prevent voltage buildup, each pin is protected by internal circuitry.

Standard ESD-protection circuits safely shunt the ESD current by providing a mechanism whereby one or more transistors break down at voltages higher than the normal operating voltages but lower than the breakdown voltage of the input gate. This type of protection scheme is limited by leakage currents which flow through the shunting transistors during normal operation after an ESD voltage has occurred. Although these currents are small, on the order of tens of nanoamps, CMOS amplifiers are often specified to draw input currents as low as tens of picoamps.

To overcome this limitation, TI design engineers developed the patented ESD-protection circuit shown in Figure 1. This circuit can withstand several successive 2-kV ESD pulses, while reducing or eliminating leakage currents that may be drawn through the input pins. A more detailed discussion of the operation of the TI ESD-protection circuit is presented on the next page.

All input and output pins on LinCMOS and Advanced LinCMOS products have associated ESD-protection circuitry that undergoes qualification testing to withstand 2000 V discharged from a 100-pF capacitor through a 1500-Ω resistor (human body model) and 200 V from a 100-pF capacitor with no current-limiting resistor (charged device model). These tests simulate both operator and machine handling of devices during normal test and assembly operations.




Figure 1. LinCMOS ESD-Protection Schematic

PRINCIPLES OF OPERATION

input protection circuit operation

Texas Instruments patented protection circuitry allows for both positive- and negative-going ESD transients. These transients are characterized by extremely fast rise times and usually low energies, and can occur both when the device has all pins open and when it is installed in a circuit.

positive ESD transients

Initial positive charged energy is shunted through Q1 to V_{SS} . Q1 turns on when the voltage at the input rises above the voltage on the V_{DD} pin by a value equal to the V_{BE} of Q1. The base current increases through R2 with input current as Q1 saturates. The base current through R2 forces the voltage at the drain and gate of Q2 to exceed its threshold level ($V_T \sim 22$ to 26 V) and turn Q2 on. The shunted input current through Q1 to V_{SS} is now shunted through the n-channel enhancement-type MOSFET Q2 to V_{SS} . If the voltage on the input pin continues to rise, the breakdown voltage of the zener diode D3 is exceeded and all remaining energy is dissipated in R1 and D3. The breakdown voltage of D3 is designed to be 24 to 27 V, which is well below the gate-oxide voltage of the circuit to be protected.

negative ESD transients

The negative charged ESD transients are shunted directly through D1. Additional energy is dissipated in R1 and D2 as D2 becomes forward biased. The voltage seen by the protected circuit is -0.3 V to -1 V (the forward voltage of D1 and D2).

circuit-design considerations

LinCMOS products are being used in actual circuit environments that have input voltages that exceed the recommended common-mode input voltage range and activate the input protection circuit. Even under normal operation, these conditions occur during circuit power up or power down, and in many cases, when the device is being used for a signal conditioning function. The input voltages can exceed V_{ICR} and not damage the device only if the inputs are current limited. The recommended current limit shown on most product data sheets is ± 5 mA. Figures 2 and 3 show typical characteristics for input voltage versus input current.

Normal operation and correct output state can be expected even when the input voltage exceeds the positive supply voltage. Again, the input current should be externally limited even though internal positive current limiting is achieved in the input protection circuit by the action of Q1. When Q1 is on, it saturates and limit the current to approximately 5-mA collector current by design. When saturated, Q1 base current increases with input current. This base current is forced into the V_{DD} pin and into the device I_{DD} or the V_{DD} supply through R2 producing the current limiting effects shown in Figure 2. This internal limiting lasts only as long as the input voltage is below the V_T of Q2.

When the input voltage exceeds the negative supply voltage, normal operation is affected and output voltage states may not be correct. Also, the isolation between channels of multiple devices (duals and quads) can be severely affected. External current limiting must be used since this current is directly shunted by D1 and D2 and no internal limiting is achieved. If normal output voltage states are required, an external input voltage clamp is required (see Figure 4).

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

PRINCIPLES OF OPERATION

circuit-design considerations (continued)

INPUT CURRENT
VS
INPUT VOLTAGE




Figure 2

INPUT CURRENT
VS
INPUT VOLTAGE





Figure 3



Positive Voltage Input Current Limit :

$$R_I = \frac{V_I - V_{DD} - 0.3 \text{ V}}{5 \text{ mA}}$$

Negative Voltage Input Current Limit :

$$R_I = \frac{-V_I - V_{DD} - (-0.3 \text{ V})}{5 \text{ mA}}$$

NOTE A: If the correct input state is required when the negative input exceeds GND, a Schottky clamp is required.

Figure 4. Typical Input Current-Limiting Configuration for a LinCMOS Comparator

PARAMETER MEASUREMENT INFORMATION

The TLC3704 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop which is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, we offer the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 5(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 5(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.




Figure 5. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.

Figure 6 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching mode servo loop in which IC1a generates a triangular waveform of approximately 20-mV amplitude. IC1b acts as a buffer, with C2 and R4 removing any residual d.c. offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by IC1c through the voltage divider formed by R8 and R9. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R8 and R9 provides an increase in the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R7, R8, and R9 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be one percent or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

PARAMETER MEASUREMENT INFORMATION






Figure 6. Circuit for Input Offset Voltage Measurement

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time for the low-to-high-level output is measured from the leading edge of the input pulse, while response time for the high-to-low-level output is measured from the trailing edge of the input pulse. Response time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input as shown in Figure 7, so that the circuit is just at the transition point. A low signal, for example 105-mV or 5-mV overdrive, causes the output to change state.

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 7. Response, Rise, and Fall Times Circuit and Voltage Waveforms

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	Distribution	8
I_{IB}	Input bias current	vs Free-air temperature	9
CMRR	Common-mode rejection ratio	vs Free-air temperature	10
k_{SVR}	Supply-voltage rejection ratio	vs Free-air temperature	11
V_{OH}	High-level output current	vs Free-air temperature vs High-level output current	12 13
V_{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	14 15
t_t	Transition time	vs Load capacitance	16
	Supply current response	vs Time	17
	Low-to-high-level output response	Low-to-high level output propagation delay time	18
	High-to-low level output response	High-to-low level output propagation delay time	19
t_{PLH}	Low-to-high level output propagation delay time	vs Supply voltage	20
t_{PHL}	High-to-low level output propagation delay time	vs Supply voltage	21
I_{DD}	Supply current	vs Frequency vs Supply voltage vs Free-air temperature	22 23 24




Figure 8




Figure 9

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

TYPICAL CHARACTERISTICS†

COMMON-MODE REJECTION RATIO
vs
FREE-AIR TEMPERATURE




Figure 10

SUPPLY VOLTAGE REJECTION RATIO
vs
FREE-AIR TEMPERATURE




Figure 11

HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 12

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT




Figure 13

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

TYPICAL CHARACTERISTICS†

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT




Figure 14

LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 15

OUTPUT TRANSITION TIME
vs
LOAD CAPACITANCE




Figure 16

SUPPLY CURRENT RESPONSE
TO AN OUTPUT VOLTAGE TRANSITION




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS

LOW-TO-HIGH-LEVEL OUTPUT RESPONSE
 FOR VARIOUS INPUT OVERDRIVES




Figure 18

HIGH-TO-LOW-LEVEL OUTPUT RESPONSE
 FOR VARIOUS INPUT OVERDRIVES




Figure 19

LOW-TO-HIGH-LEVEL
 OUTPUT RESPONSE TIME
 vs
 SUPPLY VOLTAGE




Figure 20

HIGH-TO-LOW-LEVEL
 OUTPUT RESPONSE TIME
 vs
 SUPPLY VOLTAGE




Figure 21

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

TYPICAL CHARACTERISTICS†

**AVERAGE SUPPLY CURRENT
(PER COMPARATOR)
VS
FREQUENCY**




Figure 22

**SUPPLY CURRENT
VS
SUPPLY VOLTAGE**




Figure 23

**SUPPLY CURRENT
VS
FREE-AIR TEMPERATURE**




Figure 24

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

APPLICATION INFORMATION

The inputs should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device is not damaged as long as the input is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25°C with $V_{DD} = 5$ V, both inputs must remain between -0.2 V and 4 V to ensure proper device operation. To ensure reliable operation, the supply should be decoupled with a capacitor (0.1 μ F) that is positioned as close to the device as possible.

Output and supply current limitations should be watched carefully since the TLC3704 does not provide current protection. For example, each output can source or sink a maximum of 20 mA; however, the total current to ground can only be an absolute maximum of 60 mA. This prohibits sinking 20 mA from each of the four outputs simultaneously since the total current to ground would be 80 mA.

The TLC3704 has internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.


Table of Applications

	FIGURE
Pulse-width-modulated motor speed controller	25
Enhanced supply supervisor	26
Two-phase nonoverlapping clock generator	27
Micropower switching regulator	28

TLC3704, TLC3704Q QUAD MICROWPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

APPLICATION INFORMATION




- NOTES: E. The recommended minimum capacitance is 10 μ F to eliminate common ground switching noise.
F. Adjust C1 for change in oscillator frequency

Figure 25. Pulse-Width-Modulated Motor Speed Controller

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

APPLICATION INFORMATION



- NOTES: A.
$$V_{(UNREG)} = 2.5 \frac{(R1 + R2)}{R2}$$

B. The value of C_T determines the time delay of reset.


Figure 26. Enhanced Supply Supervisor

TLC3704, TLC3704Q

QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS

SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

APPLICATION INFORMATION



- NOTES: A. Adjust C1 for a change in oscillator frequency where:
 $1/f = 1.85(100 \text{ k}\Omega)C1$
 B. Adjust R1 and R3 to change duty cycle
 C. Adjust R2 to change deadtime

Figure 27. Two-Phase Nonoverlapping Clock Generator

TLC3704, TLC3704Q QUAD MICROPOWER LinCMOS™ VOLTAGE COMPARATORS


SLCS117A – NOVEMBER 1986 – REVISED OCTOBER 1996

APPLICATION INFORMATION

$$V_I = 6 \text{ V to } 16 \text{ V}$$

$$I_L = 0.01 \text{ mA to } 0.25 \text{ mA}$$

$$V_O = 2.5 \frac{(R1 + R2)}{R2}$$




- NOTES: A. Adjust C1 for a change in oscillator frequency
 B. TLC271 – Tie pin 8 to pin 7 for low bias operation
 C. SK9504 – V_{DS} = 40 V
 I_{DS} = 1 A will
 D. To achieve microampere current drive, the inductance of the circuit must be increased.

Figure 28. Micropower Switching Regulator

TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

- **Low-Voltage and Single-Supply Operation**
 $V_{CC} = 2\text{ V to }7\text{ V}$
- **Common-Mode Voltage Range Includes Ground**
- **Fast Response Time**
 $0.7\ \mu\text{s Typ}$
- **Low Supply Current**
 $80\ \mu\text{A Typ and }150\ \mu\text{A Max}$
- **Fully Specified at 3-V and 5-V Supply Voltages**
- **Available in SOT-23 (DBV) Packaging**



description

The TLV1391 is a differential comparator built using a Texas Instruments low-voltage, high-speed bipolar process. These devices have been specifically developed for low-voltage, single-supply applications. Their enhanced performance makes them excellent replacements for the LM393 in the improved 3-V and 5-V system designs of today.

The TLV1391, with its typical supply current of only $80\ \mu\text{A}$, is ideal for low-power systems. Response time has also been improved to $0.7\ \mu\text{s}$.


Package availability for this device includes the very small SOT-23 package to reduce board space requirements.

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES	SYMBOL	CHIP FORM (Y)
	SOT-23 (DBV)		
0°C to 70°C	TLV1391CDBV	VABC	TLV1391Y
-40°C to 85°C	TLV1391IDBV	VABI	

† The DBV package is only available taped and reeled. Chip forms are specified for operation at 25°C only.

symbol (each comparator)




TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

TLV1391Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV1391. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Differential input voltage, V_{ID} (see Note 2)	± 7 V
Input voltage, V_I (any input)	-0.3 V to V_{CC}
Output voltage, V_O	7 V
Output current, I_O (each output)	20 mA
Duration of short-circuit current to GND (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 85°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the network GND.
 2. Differential voltages are at the noninverting input with respect to the inverting input.
 3. Short circuits from the outputs to V_{CC} can cause excessive heating and eventual destruction of the chip.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	C SUFFIX		I SUFFIX		UNIT
	MIN	MAX	MIN	MAX	
Supply voltage, V_{CC}	2	7	2	7	V
Operating free-air temperature, T_A	0	70	-40	85	°C

TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

electrical characteristics, $V_{CC} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV1391C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_O = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 500\text{ }\mu\text{A}$	Full range		120	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-40	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	500			μA
$I_{CC(H)}$ High-level supply current	$V_O = V_{OH}$	25°C		80	125	μA
		Full range			150	
$I_{CC(L)}$ Low-level supply current	$V_O = V_{OL}$	25°C		80	125	
		Full range			150	

† Full range is 0°C to 70°C.

switching characteristics, $V_{CC} = 3\text{ V}$, $C_L = 15\text{ pF}$ †, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391C			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, $R_L = 5.1\text{ k}\Omega$		0.7		μs

† C_L includes the probe and jig capacitance.

TLV1391, TLV1391Y

SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

electrical characteristics, $V_{CC} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV1391C			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 500\text{ }\mu\text{A}$	Full range		120	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-40	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	600			μA
$I_{CC(H)}$ High-level supply current	$V_O = V_{OH}$	25°C		100	150	μA
		Full range			175	
$I_{CC(L)}$ Low-level supply current	$V_O = V_{OL}$	25°C		100	150	μA
		Full range			175	

† Full range is 0°C to 70°C.

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391C			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, $R_L = 5.1\text{ k}\Omega$		0.65		μs
	TTL-level input step, $R_L = 5.1\text{ k}\Omega$		0.18		

† C_L includes the probe and jig capacitance.



TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

electrical characteristics, $V_{CC} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV1391I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $O_L = 500\ \mu\text{A}$	Full range		120	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-40	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	500			μA
$I_{CC(H)}$ High-level supply current	$V_O = V_{OH}$	25°C		80	125	μA
		Full range			150	
$I_{CC(L)}$ Low-level supply current	$V_O = V_{OL}$	25°C		80	125	
		Full range			150	

† Full range is -40°C to 85°C.

switching characteristics, $V_{CC} = 3\text{ V}$, $C_L = 15\text{ pF}$ †, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391I			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, $R_L = 5.1\text{ k}\Omega$		0.7		μs

† C_L includes the probe and jig capacitance.

TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

electrical characteristics, $V_{CC} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV1391I			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $O_L = 500\text{ }\mu\text{A}$	Full range		120	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-40	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	600			μA
$I_{CC(H)}$ High-level supply current	$V_O = V_{OH}$	25°C		100	150	μA
		Full range			175	
$I_{CC(L)}$ Low-level supply current	$V_O = V_{OL}$	25°C		100	150	μA
		Full range			175	

† Full range is -40°C to 85°C.

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$ †, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391I			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, $R_L = 5.1\text{ k}\Omega$		0.65		μs
	TTL-level input step, $R_L = 5.1\text{ k}\Omega$		0.18		

† C_L includes the probe and jig capacitance.



TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

electrical characteristics, $V_{CC} = 3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$		1.5	5	mV
V_{ICR} Common-mode input voltage range		0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-40	-250	nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$		0.1		nA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	500			μA
$I_{CC(H)}$ High-level supply current	$V_O = V_{OH}$		80	125	μA
$I_{CC(L)}$ Low-level supply current	$V_O = V_{OL}$		80	125	

switching characteristics, $V_{CC} = 3\text{ V}$, $C_L = 15\text{ pF}^\dagger$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391Y			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, $R_L = 5.1\text{ k}\Omega$		0.7		μs

$^\dagger C_L$ includes the probe and jig capacitance.

electrical characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$		1.5	5	mV
V_{ICR} Common-mode input voltage range		0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-40	-250	nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$		0.1		nA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	600			μA
$I_{CC(H)}$ High-level supply current	$V_O = V_{OH}$		100	150	μA
$I_{CC(L)}$ Low-level supply current	$V_O = V_{OL}$		100	150	

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}^\dagger$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1391Y			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, $R_L = 5.1\text{ k}\Omega$		0.65		μs
	TTL-level input step, $R_L = 5.1\text{ k}\Omega$		0.18		

$^\dagger C_L$ includes the probe and jig capacitance.

TLV1391, TLV1391Y SINGLE DIFFERENTIAL COMPARATORS

SLCS128A – APRIL 1996 – REVISED APRIL 1996

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
Input overdrives for TLV1391	vs Low-to-high-level output response time	1, 3
	vs High-to-low-level output response time	2, 4

TYPICAL CHARACTERISTICS




Figure 1




Figure 2




Figure 3





Figure 4

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

- **Low-Voltage and Single-Supply Operation**
 $V_{CC} = 2\text{ V to }7\text{ V}$
- **Common-Mode Voltage Range Includes Ground**
- **Fast Response Time**
450 ns Typ (TLV2393)
- **Low Supply Current**
0.16 mA Typ (TLV1393)
- **Fully Specified at 3-V and 5-V Supply Voltages**

D, P, OR PW PACKAGE
(TOP VIEW)



description

The TLV1393 and the TLV2393 are dual differential comparators built using a new Texas Instruments low-voltage, high-speed bipolar process. These devices have been specifically developed for low-voltage, single-supply applications. Their enhanced performance makes them excellent replacements for the LM393 in today's improved 3-V and 5-V system designs.

The TLV1393, with its typical supply current of only 0.16 mA, is ideal for low-power systems. Response time has also been improved to 0.7 μs . For higher-speed applications, the TLV2393 features excellent ac performance with a response time of just 0.45 μs , three times that of the LM393.


Package availability for these devices includes the TSSOP (thin-shrink small-outline package). With a maximum thickness of 1.1 mm and a package area that is 25% smaller than the standard surface-mount package, the TSSOP is ideal for high-density circuits, particularly in hand-held and portable equipment.

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES					CHIP FORM (Y)
	SUPPLY CURRENT (TYP)	RESPONSE TIME (TYP)	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW) [†]	
-40°C to 105°C	0.16 mA	0.7 μs	TLV1393ID	TLV1393IP	TLV1393IPWLE	TLV1393Y
	1.1 mA	0.45 μs	TLV2393ID	TLV2393IP	TLV2393IPWLE	TLV2393Y

[†] The PW packages are only available left-ended taped and reeled (e.g., TLV1393IPWLE).


symbol (each comparator)



TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A - AUGUST 1993 - REVISED APRIL 1994

TLV1393, TLV1393Y equivalent schematic (each comparator)




COMPONENT COUNT	
Transistors	44
Resistors	1
Diodes	7
Epi-FET	2

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

TLV2393, TLV2393Y equivalent schematic (each comparator)




COMPONENT COUNT	
Transistors	44
Resistors	1
Diodes	7
Epi-FET	2

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

TLV1393Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV1393. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.




TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

TLV2393Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2393. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Differential input voltage, V_{ID} (see Note 2)	7 V
Input voltage, V_I (any input)	7 V
Output voltage, V_O	7 V
Output current, I_O (each output)	20 mA
Duration of short-circuit current to GND (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	-40°C to 105°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the network GND.
 2. Differential voltages are at the noninverting input with respect to the inverting input.
 3. Short circuits from the outputs to V_{CC} can cause excessive heating and eventual destruction of the chip.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{CC}	2	7	V
Operating free-air temperature, T_A	-40	105	°C

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

electrical characteristics, $V_{CC} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV1393			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range		120	9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 500\text{ }\mu\text{A}$	Full range		120	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-40	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	500			μA
I_{CCH} High-level supply current	$V_O = V_{OH}$	25°C		160	250	μA
		Full range			300	
I_{CCL} Low-level supply current	$V_O = V_{OL}$	25°C		160	250	
		Full range			300	

† Full range is -40°C to 105°C.

switching characteristics, $V_{CC} = 3\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1393			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.7		μs

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

electrical characteristics, $V_{CC} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV1393			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 500\text{ }\mu\text{A}$	Full range		120	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-40	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	600			μA
I_{CCH} High-level supply current	$V_O = V_{OH}$	25°C		200	300	μA
		Full range			350	
I_{CCL} Low-level supply current	$V_O = V_{OL}$	25°C		200	300	
		Full range			350	

† Full range is -40°C to 105°C .

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1393			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.65		μs
	TTL-level input step, R_L connected to 5 V through 5.1 k Ω		0.18		

electrical characteristics, $V_{CC} = 3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1393Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$		1.5	5	mV
V_{ICR} Common-mode input voltage range		0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-40	-250	nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$		0.1		nA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	500			μA
I_{CCH} High-level supply current	$V_O = V_{OH}$		160	250	μA
I_{CCL} Low-level supply current	$V_O = V_{OL}$		160	250	

switching characteristics, $V_{CC} = 3\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1393Y			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.7		μs



TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

electrical characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1393Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$		1.5	5	mV
V_{ICR} Common-mode input voltage range		0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-40	-250	nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$		0.1		nA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	600			μA
I_{CCH} High-level supply current	$V_O = V_{OH}$		200	300	μA
I_{CCL} Low-level supply current	$V_O = V_{OL}$		200	300	

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV1393Y			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.65		μs
	TTL-level input step, R_L connected to 5 V through 5.1 k Ω		0.18		

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

electrical characteristics, $V_{CC} = 3\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2393			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C		80	300	mV
	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	Full range		250	700	
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-100	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C	4			mA
I_{CCH} High-level supply current	$V_O = V_{OH}$	25°C		450	600	μA
		Full range			700	
I_{CCL} Low-level supply current	$V_O = V_{OL}$	25°C		1.1	1.3	mA
		Full range			1.4	

† Full range is -40°C to 105°C .

switching characteristics, $V_{CC} = 3\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2393			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.45	1	μs



TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

electrical characteristics, $V_{CC} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLV2393			UNIT
			MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$	25°C		1.5	5	mV
		Full range			9	
V_{ICR} Common-mode input voltage range		25°C	0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
		Full range	0 to $V_{CC} - 2$			
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 1\text{ mA}$	25°C		70	300	mV
	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	Full range		200	700	
I_{IO} Input offset current	$V_O = 1.4\text{ V}$	25°C		5	50	nA
		Full range			150	
I_{IB} Input bias current	$V_O = 1.4\text{ V}$	25°C		-100	-250	nA
		Full range			-400	
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$	25°C		0.1		nA
	$V_{ID} = 1\text{ V}$, $V_{OH} = 5\text{ V}$	Full range			100	
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	25°C		6		mA
I_{CCH} High-level supply current	$V_O = V_{OH}$	25°C		550	700	μA
		Full range			800	
I_{CCL} Low-level supply current	$V_O = V_{OL}$	25°C		1.2	1.5	mA
		Full range			1.6	

† Full range is -40°C to 105°C .

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2393			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.4	0.8	μs
	TTL-level input step, R_L connected to 5 V through 5.1 k Ω		0.15	0.3	

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

electrical characteristics, $V_{CC} = 3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2393Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$		1.5	5	mV
V_{ICR} Common-mode input voltage range		0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 1\text{ mA}$		80	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-100	-250	nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$		0.1		nA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	4			mA
I_{CCH} High-level supply current	$V_O = V_{OH}$		450	600	μA
I_{CCL} Low-level supply current	$V_O = V_{OL}$		1.1	1.3	mA

switching characteristics, $V_{CC} = 3\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2393Y			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.45	1	μs

electrical characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2393Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 1.4\text{ V}$, $V_{IC} = V_{ICRmin}$		1.5	5	mV
V_{ICR} Common-mode input voltage range		0 to $V_{CC} - 1.5$	0 to $V_{CC} - 1.2$		V
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 1\text{ mA}$		70	300	mV
I_{IO} Input offset current	$V_O = 1.4\text{ V}$		5	50	nA
I_{IB} Input bias current	$V_O = 1.4\text{ V}$		-100	-250	nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$, $V_{OH} = 3\text{ V}$		0.1		nA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	6			mA
I_{CCH} High-level supply current	$V_O = V_{OH}$		550	700	μA
I_{CCL} Low-level supply current	$V_O = V_{OL}$		1.2	1.5	mA

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TLV2393Y			UNIT
		MIN	TYP	MAX	
Response time	100-mV input step with 5-mV overdrive, R_L connected to 5 V through 5.1 k Ω		0.4	0.8	μs
	TTL-level input step, R_L connected to 5 V through 5.1 k Ω		0.15	0.3	



TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
Input overdrives for TLV1393	vs Low-to-high-level output response time	1, 3
	vs High-to-low-level output response time	2, 4
Input overdrives for TLV2393	vs Low-to-high-level output response time	5, 7
	vs High-to-low-level output response time	6, 8




Figure 1




Figure 2

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

TYPICAL CHARACTERISTICS

**TLV1393 LOW-TO HIGH-LEVEL OUTPUT
RESPONSE FOR VARIOUS INPUT OVERDRIVES**




Figure 3

**TLV1393 HIGH-TO LOW-LEVEL OUTPUT
RESPONSE FOR VARIOUS INPUT OVERDRIVES**




Figure 4

**TLV2393 LOW-TO HIGH-LEVEL OUTPUT
RESPONSE FOR VARIOUS INPUT OVERDRIVES**




Figure 5

**TLV2393 HIGH-TO LOW-LEVEL OUTPUT
RESPONSE FOR VARIOUS INPUT OVERDRIVES**




Figure 6

TLV1393, TLV1393Y, TLV2393, TLV2393Y DUAL DIFFERENTIAL COMPARATORS

SLCS121A – AUGUST 1993 – REVISED APRIL 1994

TYPICAL CHARACTERISTICS




Figure 7




Figure 8

TLV2352, TLV2352Y

LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

- **Wide Range of Supply Voltages**
2 V to 8 V
- **Fully Characterized at 3 V and 5 V**
- **Very-Low Supply-Current Drain**
120 μ A Typ at 3 V
- **Output Compatible With TTL, MOS, and CMOS**
- **Fast Response Time . . . 200 ns Typ for TTL-Level Input Step**
- **High Input Impedance . . . $10^{12} \Omega$ Typ**
- **Extremely Low Input Bias Current**
5 pA Typ
- **Common-Mode Input Voltage Range Includes Ground**
- **Built-In ESD Protection**


description

The TLV2352 consists of two independent, low-power comparators specifically designed for single power-supply applications and to operate with power-supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 120 μ A.

The TLV2352 is designed using the Texas Instruments LinCMOS™ technology and therefore features an extremely high input impedance (typically greater than $10^{12} \Omega$), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2352I is fully characterized at 3 V and 5 V for operation from -40°C to 85°C . The TLV2352M is fully characterized at 3 V and 5 V for operation from -55°C to 125°C .

The TLV2352 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a 2000-V ESD rating tested under MIL-PRF-38535. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

symbol (each comparator)



AVAILABLE OPTIONS

T _A	V _{IO} max at 25°C	PACKAGED DEVICES						CHIP FORM (Y)
		SMALL OUTLINE (D)†	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)‡	PLASTIC DIP (U)	
-40°C to 85°C	5 mV	TLV2352ID	—	—	TLV2352IP	TLV2352IPWLE	—	TLV2352Y
-55°C to 125°C	5 mV	—	TLV2352MFK	TLV2352MJG	—	—	TLV2352MU	

† The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR).

‡ The PW packages are only available left-ended taped and reeled (e.g., TLV2352IPWLE)



These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


TLV2352, TLV2352Y LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996


**TLV2352I . . . D OR P PACKAGE
TLV2352M . . . JG PACKAGE
(TOP VIEW)**




**TLV2254M
U PACKAGE
(TOP VIEW)**



**TLV2352I . . . PW PACKAGE
(TOP VIEW)**




**TLV2352M
FK PACKAGE
(TOP VIEW)**



TLV2352, TLV2352Y
LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996




TLV2352, TLV2352Y LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

TLV2352Y chip information

These chips, when properly assembled, display characteristics similar to the TLV2352. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip can be mounted with conductive epoxy or a gold-silicon preform.



TLV2352, TLV2352Y

LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage, V_{ID} (see Note 2)	± 8 V
Input voltage range, V_I	-0.3 to 8 V
Output voltage, V_O	8 V
Input current, I_I	± 5 mA
Output current, I_O	20 mA
Duration of output short-circuit current to GND (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLV2352I	-40°C to 85°C
TLV2352M	-55°C to 125°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, and PW Packages	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FK, JG, and U Packages	300°C

† Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 2. Differential voltages are at IN+ with respect to IN-.
 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING	FACTOR	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	377 mW	—
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	546 mW	210 mW
P	1000 mW	8.0 mW/°C	520 mW	—
PW	525 mW	4.2 mW/°C	273 mW	—
U	700 mW	5.5 mW/°C	370 mW	150 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	8	V
Common-mode input voltage, V_{IC}	$V_{DD} = 3$ V	0	1.75	V
	$V_{DD} = 5$ V	0	3.75	
Operating free-air temperature, T_A	TLV2352I	-40	85	°C
	TLV2352M	-55	125	



TLV2352, TLV2352Y

LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

electrical characteristics at specified free-air temperature†

PARAMETER	TEST CONDITIONS	T _A ‡	TLV2352I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = V _{ICRmin} , See Note 4	25°C		1	5		1	5	mV
		Full range			7			7	
I _{IO} Input offset current		25°C		1			1		pA
		85°C			1			1	nA
I _{IB} Input bias current		25°C		5			5		pA
		85°C			2			2	nA
V _{ICR} Common-mode input voltage range		25°C	0 to 2			0 to 4			V
		Full range	0 to 1.75			0 to 3.75			
I _{OH} High-level output current	V _{ID} = 1 V	25°C		0.1			0.1		nA
		Full range			1			1	μA
V _{OL} Low-level output voltage	V _{ID} = -1 V, I _{OL} = 2 mA	25°C		115	300		150	400	mV
		Full range			600			700	
I _{OL} Low-level output current	V _{ID} = -1 V, V _{OL} = 1.5 V	25°C	6	16		6	16	mA	
I _{DD} Supply current	V _{ID} = 1 V, No load	25°C		120	250		140	300	μA
		Full range			350			400	

† All characteristics are measured with zero common-mode input voltages unless otherwise noted.

‡ Full range is -40°C to 85°C. IMPORTANT: See *Parameter Measurement Information*.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2352I			UNIT
		MIN	TYP	MAX	
Response time	R _L = 5.1 kΩ, C _L = 15 pF§, See Note 5		640		ns

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or V_O = 1.4 V with V_{DD} = 5 V.

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2352I			UNIT
		MIN	TYP	MAX	
Response time	R _L = 5.1 kΩ, C _L = 15 pF§, See Note 5	100-mV input step with 5-mV overdrive			ns
		TTL-level input step			

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or V_O = 1.4 V with V_{DD} = 5 V.



TLV2352, TLV2352Y

LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

electrical characteristics at specified free-air temperature†

PARAMETER	TEST CONDITIONS	T _A ‡	TLV2352M						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO}	Input offset voltage	V _{IC} = V _{ICRmin} , See Note 4	25°C	1	5		1	5	mV
			Full range			10		10	
I _{IO}	Input offset current		25°C	1			1		pA
			125°C		10		10		nA
I _{IB}	Input bias current		25°C	5			5		pA
			125°C		20		20		nA
V _{ICR}	Common-mode input voltage range		25°C	0 to 2			0 to 4		V
			Full range	0 to 1.75			0 to 3.75		
I _{OH}	High-level output current	V _{ID} = 1 V	25°C	0.1			0.1		nA
			Full range		1		1		μA
V _{OL}	Low-level output voltage	V _{ID} = -1 V, I _{OL} = 2 mA	25°C	115	300		150	400	mV
			Full range		600		700		
I _{OL}	Low-level output current	V _{ID} = -1 V, V _{OL} = 1.5 V	25°C	6	16		6	16	mA
I _{DD}	Supply current	V _{ID} = 1 V, No load	25°C	120	250		140	300	μA
			Full range		350		400		

† All characteristics are measured with zero common-mode input voltages unless otherwise noted.

‡ Full range is -55°C to 125°C. IMPORTANT: See *Parameter Measurement Information*.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2352M			UNIT	
		MIN	TYP	MAX		
Response time	R _L = 5.1 kΩ, C _L = 100 pF§, See Note 5	100-mV input step with 5-mV overdrive			1400	ns

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or V_O = 1.4 V with V_{DD} = 5 V.

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2352M			UNIT	
		MIN	TYP	MAX		
Response time	R _L = 5.1 kΩ, C _L = 100 pF§, See Note 5	100-mV input step with 5-mV overdrive			1300	ns
		TTL-level input step			900	

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or V_O = 1.4 V with V_{DD} = 5 V.



TLV2352, TLV2352Y

LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

electrical characteristics at specified free-air temperature, $T_A = 25^\circ\text{C}^\dagger$

PARAMETER	TEST CONDITIONS	TLV2352Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4		1	5		1	5	mV
I_{IO} Input offset current			1			1		pA
I_{IB} Input bias current			5			5		pA
V_{ICR} Common-mode input voltage range		0 to 2			0 to 4			V
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$		0.1			0.1		nA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 2\text{ mA}$		115	300		150	400	mV
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	6	16		6	16		mA
I_{DD} Supply current	$V_{ID} = 1\text{ V}$ No load		120	250		140	300	μA

[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with $V_{DD} = 5\text{ V}$, 2 V with $V_{DD} = 3\text{ V}$, or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.



TLV2352, TLV2352Y

LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

TYPICAL CHARACTERISTICS

**LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT**




Figure 1

**SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE**




Figure 2

**COMMON-MODE INPUT VOLTAGE RANGE
vs
FREE-AIR TEMPERATURE**




Figure 3

**OUTPUT FALL TIME
vs
CAPACITIVE LOAD**




Figure 4



TLV2352, TLV2352Y LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

TYPICAL CHARACTERISTICS

**HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS OVERDRIVE VOLTAGES**




Figure 5

**HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS CAPACITIVE LOADS**




Figure 6

**LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS OVERDRIVE VOLTAGES**




Figure 7

**LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS CAPACITIVE LOADS**




Figure 8

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2352 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V_{ICR} test, rather than changing the input voltages to provide greater accuracy.




Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes states.

TLV2352, TLV2352Y LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.




Figure 10. Circuit for Input Offset Voltage Measurement


TLV2352, TLV2352Y

LinCMOS™ DUAL LOW-VOLTAGE DIFFERENTIAL COMPARATORS


SLCS011A – MAY 1992 – REVISED SEPTEMBER 1996

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O = 1\text{ V}$ with $V_{DD} = 3\text{ V}$ or when the output crosses $V_O = 1.4\text{ V}$ with $V_{DD} = 5\text{ V}$. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 11) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change states.



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTE A: C_L includes probe and jig capacitance.

Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms

TLV2354, TLV2354Y

LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

- **Wide Range of Supply Voltages**
2 V to 8 V
- **Fully Characterized at 3 V and 5 V**
- **Very-Low Supply-Current Drain**
240 μ A Typ at 3 V
- **Common-Mode Input Voltage Range**
Includes Ground
- **High Input Impedance . . . $10^{12} \Omega$ Typ**
- **Fast Response Time . . . 200 ns Typ for**
TTL-Level Input Step
- **Extremely Low Input Bias Current**
5 pA Typ
- **Output Compatible With TTL, MOS, and**
CMOS
- **Built-In ESD Protection**


description

The TLV2354 consists of four independent, low-power comparators specifically designed for single power-supply applications and to operate with power-supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 240 μ A.

The TLV2354 is designed using the Texas Instruments LinCMOS™ technology and, therefore, features an extremely high input impedance (typically greater than $10^{12} \Omega$), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2354I is fully characterized for operation from -40°C to 85°C . The TLV2354M is fully characterized for operation from -55°C to 125°C .

The TLV2354 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a 2000-V ESD rating tested under MIL-PRF-38535. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

symbol (each comparator)



AVAILABLE OPTIONS

T _A	V _{IOMax} at 25°C	PACKAGED DEVICES						CHIP FORM (Y)
		SMALL OUTLINE (D)†	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)‡	CERAMIC FLATPACK (W)	
-40°C to 85°C	5 mV	TLV2354ID	—	—	TLV2354IN	TLV2354IPWLE	—	TLV2354Y
-55°C to 125°C	5 mV	—	TLV2354MFK	TLV2354MJ	—	—	TLV2354MW	

† The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR).

‡ The PW packages are only available left-ended taped and reeled (e.g., TLV2354IPWLE).



These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LINCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


TLV2354, TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996


**TLV2354I
D OR N PACKAGE
(TOP VIEW)**




**TLV2354I
PW PACKAGE
(TOP VIEW)**



**TLV2354M
J OR W PACKAGE
(TOP VIEW)**




**TLV2354AM, TLV2354M
FK PACKAGE
(TOP VIEW)**



NC – No internal connection

TLV2254, TLV2254Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012 – MAY 1992 – REVISED SEPTEMBER 1996




TLV2354, TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

TLV2354Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2354. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.



TLV2354, TLV2354Y

LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	8 V
Differential input voltage, V_{ID} (see Note 2)	± 8 V
Input voltage range, V_I	-0.3 to 8 V
Output voltage, V_O	8 V
Input current, I_I	± 5 mA
Output current, I_O	20 mA
Duration of output short-circuit current to GND (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : TLV2354I	-40°C to 85°C
TLV2354M	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: FK, J, or W package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$		$T_A = 85^\circ\text{C}$		$T_A = 125^\circ\text{C}$	
	POWER RATING	DERATING FACTOR	POWER RATING	DERATING FACTOR	POWER RATING	DERATING FACTOR
D	950 mW	7.6 mW/°C	494 mW	—	—	—
FK	1375 mW	11.0 mW/°C	715 mW	—	275 mW	—
J	1375 mW	11.0 mW/°C	715 mW	—	275 mW	—
N	1150 mW	9.2 mW/°C	598 mW	—	—	—
PW	700 mW	5.6 mW/°C	364 mW	—	—	—
W	700 mW	5.5 mW/°C	370 mW	—	150 mW	—

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	8	V
Common-mode input voltage, V_{IC}	$V_{DD} = 3$ V	0	1.75	V
	$V_{DD} = 5$ V	0	3.75	
Operating free-air temperature, T_A	TLV2354I	-40	85	°C
	TLV2354M	-55	125	



TLV2354, TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

electrical characteristics at specified free-air temperature†

PARAMETER	TEST CONDITIONS	T _A ‡	TLV2354I						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = V _{ICRmin} , See Note 4	25°C		1	5		1	5	mV
		Full range			7			7	
I _{IO} Input offset current		25°C		1			1		pA
		85°C			1			1	nA
I _{IB} Input bias current		25°C		5			5		pA
		85°C			2			2	nA
V _{ICR} Common-mode input voltage range		25°C	0 to 2			0 to 4			V
		Full range	0 to 1.75			0 to 3.75			
I _{OH} High-level output current	V _{ID} = 1 V	25°C		0.1			0.1		nA
		Full range			1			1	μA
V _{OL} Low-level output voltage	V _{ID} = -1 V, I _{OL} = 2 mA	25°C		115	300		150	400	mV
		Full range			600			700	
I _{OL} Low-level output current	V _{ID} = -1 V, V _{OL} = 1.5 V	25°C	6	16		6	16	mA	
I _{DD} Supply current	V _{ID} = 1 V, No load	25°C		240	500		290	600	μA
		Full range			700			800	

† All characteristics are measured with zero common-mode input voltage unless otherwise noted.

‡ Full range is -40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2354I			UNIT	
		MIN	TYP	MAX		
Response time	R _L = 5.1 kΩ, C _L = 15 pF§, See Note 5	100-mV input step with 5-mV overdrive			640	ns

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2354I			UNIT	
		MIN	TYP	MAX		
Response time	R _L = 5.1 kΩ, C _L = 15 pF§, See Note 5	100-mV input step with 5-mV overdrive			650	ns
		TTL-level input step			200	

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.



TLV2354, TLV2354Y

LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

electrical characteristics at specified free-air temperature†

PARAMETER	TEST CONDITIONS	T _A ‡	TLV2354M						UNIT
			V _{DD} = 3 V			V _{DD} = 5 V			
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _{IC} = V _{ICRmin} , See Note 4	25°C	1		5	1		5	mV
		Full range				10			
I _{IO} Input offset current		25°C	1			1			pA
		125°C				10			nA
I _{IB} Input bias current		25°C	5			5			pA
		125°C				20			nA
V _{ICR} Common-mode input voltage range		25°C	0 to 2			0 to 4			V
		Full range	0 to 1.75			0 to 3.75			
I _{OH} High-level output current	V _{ID} = 1 V	25°C	0.1			0.1			nA
		Full range				1			µA
V _{OL} Low-level output voltage	V _{ID} = -1 V, I _{OL} = 2 mA	25°C	115		300	150		400	mV
		Full range				700			
I _{OL} Low-level output current	V _{ID} = -1 V, V _{OL} = 1.5 V	25°C	6	16		6	16		mA
I _{DD} Supply current	V _{ID} = 1 V, No load	25°C	240		500	290		600	µA
		Full range				800			

† All characteristics are measured with zero common-mode input voltage unless otherwise noted.

‡ Full range is -55°C to 125°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2354M			UNIT	
		MIN	TYP	MAX		
Response time	R _L = 5.1 kΩ, C _L = 100 pF§, See Note 5	100-mV input step with 5-mV overdrive			1400	ns

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TLV2354M			UNIT	
		MIN	TYP	MAX		
Response time	R _L = 5.1 kΩ, C _L = 100 pF§, See Note 5	100-mV input step with 5-mV overdrive			1300	ns
		TTL-level input step			900	

§ C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses V_O = 1 V with V_{DD} = 3 V or when the output crosses V_O = 1.4 with V_{DD} = 5 V.



TLV2354, TLV2354Y

LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

electrical characteristics at specified free-air temperature, $T_A = 25^\circ\text{C}^\dagger$

PARAMETER	TEST CONDITIONS	TLV2354Y						UNIT
		$V_{DD} = 3\text{ V}$			$V_{DD} = 5\text{ V}$			
		MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{ICRmin}$, See Note 4		1	5		1	5	mV
I_{IO} Input offset current			1			1		pA
I_{IB} Input bias current			5			5		pA
V_{ICR} Common-mode input voltage range		0 to 2			0 to 4			V
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$		0.1			0.1		nA
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 2\text{ mA}$		115	300		150	400	mV
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.5\text{ V}$	6	16		6	16		mA
I_{DD} Supply current	$V_{ID} = 1\text{ V}$, No load		240	500		290	600	μA

[†] All characteristics are measured with zero common-mode input voltage unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with $V_{DD} = 5\text{ V}$, 2 V with $V_{DD} = 3\text{ V}$, or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

TLV2354, TLV2354Y

LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

TYPICAL CHARACTERISTICS




Figure 1




Figure 2




Figure 3




Figure 4

TLV2354, TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

TYPICAL CHARACTERISTICS

**HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS OVERDRIVE VOLTAGES**




Figure 5

**HIGH-TO-LOW-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS CAPACITIVE LOADS**




Figure 6

**LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS OVERDRIVE VOLTAGES**




Figure 7

**LOW-TO-HIGH-LEVEL OUTPUT
PROPAGATION DELAY
FOR VARIOUS CAPACITIVE LOADS**




Figure 8

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V_{ICR} test rather than changing the input voltages to provide greater accuracy.




Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes states.

TLV2354, TLV2354Y LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.




Figure 10. Circuit for Input Offset Voltage Measurement



TLV2354, TLV2354Y

LinCMOS™ QUADRUPLE LOW-VOLTAGE DIFFERENTIAL COMPARATORS

SLCS012A – MAY 1992 – REVISED SEPTEMBER 1996

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O = 1\text{ V}$ with $V_{DD} = 3\text{ V}$ or when the output crosses $V_O = 1.4\text{ V}$ with $V_{DD} = 5\text{ V}$. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example a 105-mV or 5-mV overdrive, causes the output to change state.



NOTE A: C_L includes probe and jig capacitance.

Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms

General Information (Volume A)	1
Audio Power Amplifiers	2
Operational Amplifiers	3
Mechanical Data	4
General Information (Volume B)	5
Operational Amplifiers (Continued)	6
Comparators	7
Special Functions	8
Mechanical Data	9

∞ Special Functions


NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

- Timing From Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- TTL-Compatible Output Can Sink or Source up to 200 mA
- Functionally Interchangeable With the Signetics NE555, SA555, SE555, SE555C; Have Same Pinout


D, JG, OR P PACKAGE

(TOP VIEW)



FK PACKAGE

(TOP VIEW)



NC—No internal connection

SE555C FROM TI IS NOT RECOMMENDED FOR NEW DESIGNS

description

These devices are precision monolithic timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle may be independently controlled with two external resistors and a single external capacitor.

The threshold and trigger levels are normally two-thirds and one-third, respectively, of V_{CC} . These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. RESET can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. Whenever the output is low, a low-impedance path is provided between DISCH and ground.

The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.

The NE555 is characterized for operation from 0°C to 70°C. The SA555 is characterized for operation from -40°C to 85°C. The SE555 and SE555C are characterized for operation over the full military range of -55°C to 125°C.

AVAILABLE OPTIONS

T _A	PACKAGE					CHIP FORM (Y)
	V _{THRES} max V _{CC} = 15 V	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (P)	
0°C to 70°C	11.2 V	NE555D			NE555P	NE555Y
-40°C to 85°C	11.2 V	SA555D			SA555P	
-55°C to 125°C	10.6 V	SE555D	SE555FK	SE555JG	SE555P	
	11.2 V	SE555CD	SE555CFK	SE555CJG	SE555CP	

The D package is available taped and reeled. Add the suffix R to the device type (e.g., NE555DR).

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS


SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

FUNCTION TABLE

RESET	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE†	OUTPUT	DISCHARGE SWITCH
Low	Irrelevant	Irrelevant	Low	On
High	$< 1/3 V_{DD}$	Irrelevant	High	Off
High	$> 1/3 V_{DD}$	$> 2/3 V_{DD}$	Low	On
High	$> 1/3 V_{DD}$	$< 2/3 V_{DD}$	As previously established	

† Voltage levels shown are nominal.

functional block diagram




RESET can override TRIG, which can override THRES.
Pin numbers shown are for the D, JG, and P packages only.

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

chip information

These chips, properly assembled, display characteristics similar to the NE555 (see electrical table for NE555Y). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (See Note 1)	18 V
Input voltage (CONT, RESET, THRES, and TRIG)	V_{CC}
Output current	± 225 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range:	
NE555	0°C to 70°C
SA555	-40°C to 85°C
SE555, SE555C	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG (SE555, SE555C)	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
JG (SA555, NE555C)	825 mW	6.6 mW/°C	528 mW	429 mW	N/A
P	1000 mW	8.0 mW/°C	640 mW	520 mW	N/A

recommended operating conditions

	NE555		SA555		SE555		SE555C		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V_{CC}	4.5	16	4.5	16	4.5	18	4.5	16	V
Input voltage (CONT, RESET, THRES, and TRIG)	V_{CC}		V_{CC}		V_{CC}		V_{CC}		V
Output current	± 200		± 200		± 200		± 200		mA
Operating free-air temperature, T_A	0	70	-40	85	-55	125	-55	125	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

electrical characteristics, $V_{CC} = 5\text{ V to }15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SE555			NE555, SA555, SE555C			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
THRES voltage level	$V_{CC} = 15\text{ V}$	9.4	10	10.6	8.8	10	11.2	V
	$V_{CC} = 5\text{ V}$	2.7	3.3	4	2.4	3.3	4.2	
THRES current (see Note 2)			30	250		30	250	nA
TRIG voltage level	$V_{CC} = 15\text{ V}$	4.8	5	5.2	4.5	5	5.6	V
	$V_{CC} = 5\text{ V}$	1.45	1.67	1.9	1.1	1.67	2.2	
TRIG current	TRIG at 0 V		0.5	0.9		0.5	2	μA
RESET voltage level		0.3	0.7	1	0.3	0.7	1	V
RESET current	RESET at V_{CC}		0.1	0.4		0.1	0.4	mA
	RESET at 0 V		-0.4	-1		-0.4	-1.5	
DISCH switch off-state current			20	100		20	100	nA
CONT voltage (open circuit)	$V_{CC} = 15\text{ V}$	9.6	10	10.4	9	10	11	V
	$V_{CC} = 5\text{ V}$	2.9	3.3	3.8	2.6	3.3	4	
Low-level output voltage	$V_{CC} = 15\text{ V}$	$I_{OL} = 10\text{ mA}$	0.1	0.15	0.1	0.25	V	
		$I_{OL} = 50\text{ mA}$	0.4	0.5	0.4	0.75		
		$I_{OL} = 100\text{ mA}$	2	2.2	2	2.5		
		$I_{OL} = 200\text{ mA}$	2.5		2.5			
	$V_{CC} = 5\text{ V}$	$I_{OL} = 5\text{ mA}$	0.1	0.2	0.1	0.35		
		$I_{OL} = 8\text{ mA}$	0.15	0.25	0.15	0.4		
High-level output voltage	$V_{CC} = 15\text{ V}$	$I_{OH} = -100\text{ mA}$	13	13.3	12.75	13.3	V	
		$I_{OH} = -200\text{ mA}$	12.5		12.5			
	$V_{CC} = 5\text{ V}$	$I_{OH} = -100\text{ mA}$	3	3.3	2.75	3.3		
Supply current	Output low, No load	$V_{CC} = 15\text{ V}$	10	12	10	15	mA	
		$V_{CC} = 5\text{ V}$	3	5	3	6		
	Output high, No load	$V_{CC} = 15\text{ V}$	9	10	9	13		
		$V_{CC} = 5\text{ V}$	2	4	2	5		

NOTE 2: This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when $V_{CC} = 5\text{ V}$, the maximum value is $R = R_A + R_B = 3.4\text{ M}\Omega$, and for $V_{CC} = 15\text{ V}$, the maximum value is $10\text{ M}\Omega$.

operating characteristics, $V_{CC} = 5\text{ V and }15\text{ V}$

PARAMETER		TEST CONDITIONS†	SE555			NE555, SA555, SE555C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Initial error of timing interval‡	Each timer, monostable§	$T_A = 25^\circ\text{C}$	0.5%	1.5%		1%	3%		
	Each timer, astable¶		1.5%		2.25%				
Temperature coefficient of timing interval	Each timer, monostable§	$T_A = \text{MIN to MAX}$	30	100		50		ppm/ $^\circ\text{C}$	
	Each timer, astable¶		90		150				
Supply voltage sensitivity of timing interval	Each timer, monostable§	$T_A = 25^\circ\text{C}$	0.05	0.2		0.1	0.5	%/ V	
	Each timer, astable¶		0.15		0.3				
Output pulse rise time		$C_L = 15\text{ pF}$	100	200		100	300	ns	
Output pulse fall time		$T_A = 25^\circ\text{C}$	100	200		100	300		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

§ Values specified are for a device in a monostable circuit similar to Figure 9, with component values as follow: $R_A = 2\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$.

¶ Values specified are for a device in an astable circuit similar to Figure 12, with component values as follow: $R_A = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$.



NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

electrical characteristics, $V_{CC} = 5\text{ V to }15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THRES voltage level	$V_{CC} = 15\text{ V}$	8.8	10	11.2	V
	$V_{CC} = 5\text{ V}$	2.4	3.3	4.2	
THRES current (see Note 2)			30	250	nA
TRIG voltage level	$V_{CC} = 15\text{ V}$	4.5	5	5.6	V
	$V_{CC} = 5\text{ V}$	1.1	1.67	2.2	
TRIG current	TRIG at 0 V		0.5	2	μA
RESET voltage level		0.3	0.7	1	V
RESET current	RESET at V_{CC}		0.1	0.4	mA
	RESET at 0 V		-0.4	-1.5	
DISCH switch off-state current			20	100	nA
CONT voltage (open circuit)	$V_{CC} = 15\text{ V}$	9	10	11	V
	$V_{CC} = 5\text{ V}$	2.6	3.3	4	
Low-level output voltage	$V_{CC} = 15\text{ V}$	$I_{OL} = 10\text{ mA}$	0.1	0.25	V
		$I_{OL} = 50\text{ mA}$	0.4	0.75	
		$I_{OL} = 100\text{ mA}$	2	2.5	
		$I_{OL} = 200\text{ mA}$	2.5		
	$V_{CC} = 5\text{ V}$	$I_{OL} = 5\text{ mA}$	0.1	0.35	
		$I_{OL} = 8\text{ mA}$	0.15	0.4	
High-level output voltage	$V_{CC} = 15\text{ V}$	$I_{OH} = -100\text{ mA}$	12.75	13.3	V
		$I_{OH} = -200\text{ mA}$	12.5		
	$V_{CC} = 5\text{ V}$	$I_{OH} = -100\text{ mA}$	2.75	3.3	
Supply current	Output low, No load	$V_{CC} = 15\text{ V}$	10	15	mA
		$V_{CC} = 5\text{ V}$	3	6	
	Output high, No load	$V_{CC} = 15\text{ V}$	9	13	
		$V_{CC} = 5\text{ V}$	2	5	

NOTE 2: This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when $V_{CC} = 5\text{ V}$, the maximum value is $R = R_A + R_B = 3.4\text{ M}\Omega$, and for $V_{CC} = 15\text{ V}$, the maximum value is $10\text{ M}\Omega$

operating characteristics, $V_{CC} = 5\text{ V and }15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Initial error of timing interval†	Each timer, monostable‡		1%	3%	
	Each timer, astable§		2.25%		
Supply voltage sensitivity of timing interval	Each timer, monostable‡		0.1	0.5	%V
	Each timer, astable§		0.3		
Output pulse rise time	$C_L = 15\text{ pF}$		100	300	ns
Output pulse fall time			100	300	

† Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

‡ Values specified are for a device in a monostable circuit similar to Figure 9, with component values as follow: $R_A = 2\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$.

§ Values specified are for a device in an astable circuit similar to Figure 12, with component values as follow: $R_A = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$.



TYPICAL CHARACTERISTICS†

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT




Figure 1

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT




Figure 2

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT




Figure 3

DROP BETWEEN SUPPLY VOLTAGE AND OUTPUT
vs
HIGH-LEVEL OUTPUT CURRENT




Figure 4

† Data for temperatures below 0°C and above 70°C are applicable for SE555 circuits only.

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

TYPICAL CHARACTERISTICS†

**SUPPLY CURRENT
vs
SUPPLY VOLTAGE**




Figure 5

**NORMALIZED OUTPUT PULSE DURATION
(MONOSTABLE OPERATION)
vs
SUPPLY VOLTAGE**




Figure 6

**NORMALIZED OUTPUT PULSE DURATION
(MONOSTABLE OPERATION)
vs
FREE-AIR TEMPERATURE**




Figure 7

**PROPAGATION DELAY TIME
vs
LOWEST VOLTAGE LEVEL
OF TRIGGER PULSE**





Figure 8

† Data for temperatures below 0°C and above 70°C are applicable for SE555 circuits only.

APPLICATION INFORMATION

monostable operation

For monostable operation, any of these timers may be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to TRIG sets the flip-flop (\bar{Q} goes low), drives the output high, and turns off Q1. Capacitor C is then charged through R_A until the voltage across the capacitor reaches the threshold voltage of THRES input. If TRIG has returned to a high level, the output of the threshold comparator will reset the flip-flop (\bar{Q} goes high), drive the output low, and discharge C through Q1.



Pin numbers shown are for the D, JG, and P packages.

Figure 9. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_w = 1.1R_A C$. Figure 11 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates are both directly proportional to the supply voltage, V_{CC} . The timing interval is therefore independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and re-initiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to V_{CC} .




Figure 10. Typical Monostable Waveforms




Figure 11. Output Pulse Duration vs Capacitance

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS


SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

APPLICATION INFORMATION

astable operation

As shown in Figure 12, adding a second resistor, R_B , to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C will charge through R_A and R_B and then discharge through R_B only. The duty cycle may be controlled, therefore, by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \cdot V_{CC}$) and the trigger-voltage level ($\approx 0.33 \cdot V_{CC}$). As in the monostable circuit, charge and discharge times (and therefore the frequency and duty cycle) are independent of the supply voltage.



Pin numbers shown are for the D, JG, and P packages.

NOTE A: Decoupling CONT voltage to ground with a capacitor may improve operation. This should be evaluated for individual applications.

Figure 12. Circuit for Astable Operation




Figure 13. Typical Astable Waveforms

APPLICATION INFORMATION

Figure 13 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_L may be calculated as follows:

$$t_H = 0.693 (R_A + R_B) C$$

$$t_L = 0.693 (R_B) C$$

Other useful relationships are shown below.

$$\text{period} = t_H + t_L = 0.693 (R_A + 2R_B) C$$

$$\text{frequency} \approx \frac{1.44}{(R_A + 2R_B) C}$$

$$\text{Output driver duty cycle} = \frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}$$

$$\text{Output waveform duty cycle} = \frac{t_H}{t_H + t_L} = 1 - \frac{R_B}{R_A + 2R_B}$$

$$\text{Low-to-high ratio} = \frac{t_L}{t_H} = \frac{R_B}{R_A + R_B}$$





Figure 14. Free-Running Frequency

missing-pulse detector

The circuit shown in Figure 15 may be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is continuously retrigged by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as illustrated in Figure 16.



Pin numbers shown are shown for the D, JG, and P packages.

Figure 15. Circuit for Missing Pulse Detector




Figure 16. Circuit for Missing Pulse Detector

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

APPLICATION INFORMATION

frequency divider

By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 17 illustrates a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.





Figure 17. Divide-By-Three Circuit Waveforms

pulse-width modulation

The operation of the timer may be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 19 illustrates the resulting output pulse-width modulation. While a sine-wave modulation signal is illustrated, any wave shape could be used.

APPLICATION INFORMATION



Pin numbers shown are for the D, JG, and P packages only.
NOTE A: The modulating signal may be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 18. Circuit for Pulse-Width Modulation





Figure 19. Pulse-Width Modulation Waveforms

pulse-position modulation

As shown in Figure 20, any of these timers may be used as a pulse-position modulator. This application modulates the threshold voltage, and thereby the time delay, of a free-running oscillator. Figure 21 illustrates a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.



Pin numbers shown are for the D, JG, and P packages only.
NOTE A: The modulating signal may be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 20. Circuit for Pulse-Position Modulation





Figure 21. Pulse-Position-Modulation Waveforms

NE555, NE555Y, SA555, SE555, SE555C PRECISION TIMERS

SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992

APPLICATION INFORMATION

sequential timer



S closes momentarily at $t = 0$.

Pin numbers shown are for the D, JG, and P packages only.

Figure 22. Sequential Timer Circuit

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits may be connected to provide such sequential control. The timers may be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 22 illustrates a sequencer circuit with possible applications in many systems, and Figure 23 shows the output waveforms.




Figure 23. Sequential Timer Waveforms



NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS

SLFS023A - APRIL 1978 - REVISED OCTOBER 1992

- Two Precision Timing Circuits per Package
- Astable or Monostable Operation
- TTL-Compatible Output Can Sink or Source Up to 150 mA
- Active Pullup or Pulldown
- Designed to be Interchangeable With Signetics SE556, SE556C, SA556, NE556

applications

Precision Timer From Microseconds to Hours
 Pulse-Shaping Circuit
 Missing-Pulse Detector
 Tone-Burst Generator
 Pulse-Width Modulator
 Pulse-Position Modulator
 Sequential Timer
 Pulse Generator
 Frequency Divider
 Application Timer
 Industrial Controls
 Touch-Tone Encoder


**SE556C FROM TI IS NOT
RECOMMENDED FOR NEW DESIGNS**

description


These devices provide two monolithic, independent timing circuits of the NE555, SA555, SE555, or SE555C type in each package. These circuits can be operated in the astable or the monostable mode with external resistor-capacitor timing control. The basic timing provided by the RC time constant may be actively controlled by modulating the bias of the control voltage input.

The threshold and trigger levels are normally two-thirds and one-third respectively of V_{CC} . These levels can be altered by use of the control voltage terminal. When the trigger input falls below trigger level, the flip-flop is set and the output goes high. If the trigger input is above the threshold level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset input can override all other inputs and can be used to initiate a new timing cycle. When the reset input goes low, the flip-flop is reset and the output goes low. Whenever the output is low, a low impedance path is provided between the discharge terminal and ground.

NE556, SA556 . . . D, J, OR N PACKAGE
 SE556, SA556C . . . J PACKAGE
 (TOP VIEW)




SE556, SE556C . . . FK PACKAGE
 (TOP VIEW)



NC - No internal connection

functional block diagram (each timer)



RESET can override TRIG, which can override THRES.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS

SLFS023A – APRIL 1978 – REVISED OCTOBER 1992

description (continued)

The NE556 is characterized for operation from 0°C to 70°C. The SA556 is characterized for operation from –40°C to 85°C, and the SE556 and SE556C are characterized for operation over the full military range of –55°C to 125°C.

AVAILABLE OPTIONS

T _A RANGE	V _{thres max} V _{CC} = 15 V	PACKAGE			
		SMALL OUTLINE (D)	CHIP OUTLINE (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)
0°C to 70°C	11.2 V	NE556D		NE556J	
–40°C to 85°C	11.2 V	SA556D		SA556J	SA556N
–55°C to 125°C	10.6 V 11.2 V		SE556FK SE556CFK		

The D package is available taped and reeled. Add the suffix R to the devicetype (e.g., NE556DR).

FUNCTION TABLE

RESET	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE†	OUTPUT	DISCHARGE SWITCH
Low	Irrelevant	Irrelevant	Low	On
High	< 1/3 V _{DD}	Irrelevant	High	Off
High	> 1/3 V _{DD}	> 2/3 V _{DD}	Low	On
High	> 1/3 V _{DD}	> 2/3 V _{DD}	As previously established	

† Voltage levels shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC} (see Note 1)	18 V
Input voltage (CONT, RESET, THRES, and TRIG)	V _{CC}
Output current	±225 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range: NE556	0°C to 70°C
SA556	–40°C to 85°C
SE556, SE556C	–55°C to 125°C
Storage temperature range	–65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J (NE556, SA556)	1025 mW	8.2 mW/°C	656 mW	533 mW	N/A
J (SE556, SE556C)	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1575 mW	12.6 mW/°C	1008 mW	891 mW	N/A



NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS

SLFS023A – APRIL 1978 – REVISED OCTOBER 1992

recommended operating conditions

	NE556		SA556		SE556		SE556C		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, V_{CC}	4.5	16	4.5	16	4.5	18	4.5	16	V
Input voltage (CONT, RESET, THRES, and TRIG), V_I	V_{CC}		V_{CC}		V_{CC}		V_{CC}		V
Output current, I_O	± 200		± 200		± 200		± 200		mA
Operating free-air temperature, T_A	0	70	-40	85	-55	125	-55	125	°C

electrical characteristics, $V_{CC} = 5\text{ V to }15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	NE556, SA556, SE556C			SE556			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_T	Threshold voltage level	$V_{CC} = 15\text{ V}$	8.8	10	11.2	9.4	10	10.6	V
		$V_{CC} = 5\text{ V}$	2.4	3.3	4.2	2.7	3.3	4	
I_T	Threshold current (see Note 2)			30	250		30	250	nA
V_{TRIG}	Trigger voltage level	$V_{CC} = 15\text{ V}$	4.5	5	5.6	4.8	5	5.2	V
		$V_{CC} = 5\text{ V}$	1.1	1.67	2.2	1.45	1.67	1.9	
I_{TRIG}	Trigger current	TRIG at 0 V		0.5	2		0.5	0.9	μA
V_{RESET}	Reset voltage level		0.3	0.7	1	0.3	0.7	1	V
I_{RESET}	Reset current	RESET at V_{CC}		0.1	0.4		0.1	0.4	mA
		RESET at 0 V		-0.4	-1.5		-0.4	-1	
I_{DISCH}	Discharge switch off-state current			20	100		20	100	nA
V_{CONT}	Control voltage (open circuit)	$V_{CC} = 15\text{ V}$	9	10	11	9.6	10	10.4	V
		$V_{CC} = 5\text{ V}$	2.6	3.3	4	2.9	3.3	3.8	
V_{OL}	Low-level output voltage	$V_{CC} = 15\text{ V}$	$I_{OL} = 10\text{ mA}$	0.1	0.25		0.1	0.15	V
			$I_{OL} = 50\text{ mA}$	0.4	0.75		0.4	0.5	
			$I_{OL} = 100\text{ mA}$	2	2.5		2	2.2	
			$I_{OL} = 200\text{ mA}$	2.5			2.5		
		$V_{CC} = 5\text{ V}$	$I_{OL} = 5\text{ mA}$	0.1	0.25		0.1	0.15	
			$I_{OL} = 8\text{ mA}$	0.15	0.3		0.15	0.25	
V_{OH}	High-level output voltage	$V_{CC} = 15\text{ V}$	$I_{OH} = -100\text{ mA}$	12.75	13.3		13	13.3	V
			$I_{OH} = -200\text{ mA}$		12.5		12.5		
		$V_{CC} = 5\text{ V}$	$I_{OH} = -100\text{ mA}$	2.75	3.3		3	3.3	
I_{CC}	Supply current	Output high, No Load	$V_{CC} = 15\text{ V}$	20	30		20	24	nA
			$V_{CC} = 5\text{ V}$	6	12		6	10	
		Output high, No load	$V_{CC} = 15\text{ V}$	18	26		18	20	
			$V_{CC} = 5\text{ V}$	4	10		4	8	

NOTE 2: This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 1. For example, when $V_{CC} = 5\text{ V}$, the maximum value is $R = R_A + R_B = 3.4\text{ M}\Omega$, and for $V_{CC} = 15\text{ V}$, the maximum value is $R = 10\text{ M}\Omega$.

NE556, SA556, SE556, SE556C DUAL PRECISION TIMERS

SLFS023A – APRIL 1978 – REVISED OCTOBER 1992

operating characteristics, $V_{CC} = 5\text{ V}$ and 15 V

PARAMETER	TEST CONDITIONS†	NE556, SA556, SE556C			SE556			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Initial error of timing interval‡	$T_A = 25^\circ\text{C}$	Each timer, monostable§	1	3	0.5	1.5		
		Each timer, astable¶	2.25%			1.5%		
		Timer 1 — Timer 2	±1			±0.5		
Temperature coefficient of timing interval	$T_A = \text{MIN to MAX}$	Each timer, monostable§	50			30 100		ppm/°C
		Each timer, astable¶	150			90		
		Timer 1 — Timer 2	±10			±10		
Supply voltage sensitivity of timing interval	$T_A = 25^\circ\text{C}$	Each timer, monostable§	0.1	0.5	0.05	0.2	% / V	
		Each timer, astable¶	0.3			0.15		
		Timer 1 — Timer 2	±0.2			±0.1		
Output pulse rise time	$C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$	100	300	100	200	ns		
Output pulse fall time		100	300	100	200			


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

§ Values specified are for a device in a monostable circuit similar to Figure 2, with component values as follow: $R_A = 2\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$.

¶ Values specified are for a device in an astable circuit similar to Figure 1, with component values as follow: $R_A = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$.

APPLICATION INFORMATION



NOTE A: Bypassing the control voltage input to ground with a capacitor may improve operation. This should be evaluated for individual applications.

Figure 1. Circuit for Astable Operation




Figure 2. Circuit for Monostable Operation

TL026C DIFFERENTIAL HIGH-FREQUENCY AMPLIFIER WITH AGC

SLFS007A – JUNE 1985 – REVISED JULY 1990

- Low Output Common-Mode Sensitivity to AGC Voltages
- Input and Output Impedances Independent of AGC Voltage
- Peak Gain . . . 38 dB Typ
- Wide AGC Range . . . 50 dB Typ
- 3-dB Bandwidth . . . 50 MHz
- Other Characteristics Similar to NE592 and μ A733

description


This device is a monolithic two-stage high-frequency amplifier with differential inputs and outputs.

Internal feedback provides wide bandwidth, low phase distortion, and excellent gain stability. Variable gain based on signal summation provides large AGC control over a wide bandwidth with low harmonic distortion. Emitter-follower outputs enable the device to drive capacitive loads. All stages are current-source biased to obtain high common-mode and supply-voltage rejection ratios. The gain may be electronically attenuated by applying a control voltage to the AGC pin. No external compensation components are required.


This device is particularly useful in TV and radio IF and RF AGC circuits, as well as magnetic-tape and disk-file systems where AGC is needed. Other applications include video and pulse amplifiers where a large AGC range, wide bandwidth, low phase shift, and excellent gain stability are required.

The TL026C is characterized for operation from 0°C to 70°C.

D OR P PACKAGE
(TOP VIEW)



symbol



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	8 V
Supply voltage, V_{CC-} (see Note 1)	- 8 V
Differential input voltage	± 5 V
Common-mode input voltage	± 6 V
Output current	± 10 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 65°C to 150°C
Lead temperature range 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to the midpoint of V_{CC+} and V_{CC-} except differential input and output voltages.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	OPERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/°C	464 mW
P	1000 mW	8.0 mW/°C	640 mW

TL026C

DIFFERENTIAL HIGH-FREQUENCY AMPLIFIER WITH AGC

SLFS007A – JUNE 1985 – REVISED JULY 1990

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC+}	3	6	8	V
Supply voltage, V_{CC-}	-3	-6	-8	V
Operating free-air temperature range, T_A	0		70	°C

electrical characteristics at 25°C operating free-air temperature, $V_{CC+} = \pm 6$ V, $V_{AGC} = 0$, REF OUT pin open (unless otherwise specified)

PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
A_{VD} Large-signal differential voltage amplification	1	$V_{O(PP)} = 3$ V, $R_L = 2$ k Ω	65	85	105	V/V
ΔA_{VD} Change in voltage amplification	1	$V_{I(PP)} = 28.5$ mV, $R_L = 2$ k Ω $V_{AGC} - V_{ref} = \pm 180$ mV		-50		dB
V_{ref} Voltage at REF OUT		$I_{ref} = -1$ mA to 100 μ A	1.3		1.5	V
BW Bandwidth (-3 dB)	2	$V_{O(PP)} = 1$ V, $V_{AGC} - V_{ref} = \pm 180$ mV		50		MHz
I_{IO} Input offset current				0.4	5	μ A
I_{IB} Input bias current				10	30	μ A
V_{ICR} Common-mode input voltage range	3		± 1			V
V_{OC} Common-mode output voltage	1	$R_L = \infty$	3.25	3.75	4.25	V
ΔV_{OC} Change in common-mode output voltage	1	$V_{AGC} = 0$ to 2 V, $R_L = \infty$			300	mV
V_{OO} Output offset voltage	1	$V_{ID} = 0$, $R_L = \infty$			0.75	V
$V_{O(PP)}$ Maximum peak-to-peak output voltage swing	1	$R_L = 2$ k Ω	3	4		V
r_i Input resistance at AGC, IN+, or IN-			10	30		k Ω
r_o Output resistance				20		Ω
CMRR Common-mode rejection ratio	3 3	$V_{IC} = \pm 1$ V, $f = 100$ kHz $V_{IC} = \pm 1$ V, $f = 5$ mHz	60	86 60		dB
kSVR Supply voltage rejection ratio ($\Delta V_{CC+} / \Delta V_{IO}$)	4	$\Delta V_{CC+} = \pm 0.5$ V, $\Delta V_{CC-} = \pm 0.5$ V	50	70		dB
V_n Broadband equivalent noise voltage	4	BW = 1 kHz to 10 MHz		12		μ V
t_{pd} Propagation delay time	2	$\Delta V_O = 1$ V		6	10	ns
t_r Rise time	2	$\Delta V_O = 1$ V		4.5	12	ns
$I_{sink(max)}$ Maximum output sink current		$V_{ID} = 1$ V, $V_O = 3$ V	3	4		mA
I_{CC} Supply current		No load, No signal		22	27	mA



TL026C DIFFERENTIAL HIGH-FREQUENCY AMPLIFIER WITH AGC

SLFS007A – JUNE 1985 – REVISED JULY 1990

electrical characteristics over recommended operating free-air temperature range, $V_{CC\pm} = \pm 6\text{ V}$, $V_{AGC} = 0$, REF OUT pin open (unless otherwise specified)

PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
A_{VD}	1	$V_{O(PP)} = 3\text{ V}$, $R_L = 2\text{ k}\Omega$	55		115	V/V
I_{IO}					6	μA
I_{IB}					40	μA
V_{ICR}	3		± 1			V
V_{OO}	1	$V_{ID} = 0$, $R_L = \infty$			1.5	V
$V_{O(PP)}$	1	$R_L = 2\text{ k}\Omega$	2.8			V
r_i			8			$\text{k}\Omega$
CMRR	3	$V_{IC} = \pm 1\text{ V}$, $f = 100\text{ kHz}$	50			dB
kSVR	4	$\Delta V_{CC+} = \pm 0.5\text{ V}$, $\Delta V_{CC-} = \pm 0.5\text{ V}$	50			dB
$I_{\text{sink(max)}}$		$V_{ID} = 1\text{ V}$, $V_O = 3\text{ V}$	2.8	4		mA
I_{CC}	1	No load, No signal			30	mA

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test circuit




Figure 2. Test Circuit




Figure 3. Test Circuit




Figure 4. Test Circuit

TL026C DIFFERENTIAL HIGH-FREQUENCY AMPLIFIER WITH AGC

SLFS007A - JUNE 1985 - REVISED JULY 1990

TYPICAL CHARACTERISTICS

DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
DIFFERENTIAL GAIN-CONTROL VOLTAGE




Figure 5

APPLICATION INFORMATION

gain characteristics

Figure 5 shows the differential voltage amplification versus the differential gain-control voltage ($V_{AGC} - V_{ref}$). V_{AGC} is the absolute voltage applied to the AGC input and V_{ref} is the dc voltage at the REF OUT output. As V_{AGC} increases with respect to V_{ref} , the TL026C gain changes from maximum to minimum. As shown in Figure 5 for example, V_{AGC} would have to vary from approximately 180 mV less than V_{ref} to approximately 180 mV greater than V_{ref} to change the gain from maximum to minimum. The total signal change in V_{AGC} is defined by the following equation.

$$\Delta V_{AGC} = V_{ref} + 180 \text{ mV} - (V_{ref} - 180 \text{ mV}) \quad (1)$$

$$\Delta V_{AGC} = 360 \text{ mV}$$

However, because V_{AGC} varies as the ac AGC signal varies and also differentially around V_{ref} , then V_{AGC} should have an ac signal component and a dc component. To preserve the dc and thermal tracking of the device, this dc voltage must be generated from V_{ref} . To apply proper bias to the AGC input, the external circuit used to generate V_{AGC} must combine these two voltages. Figures 6 and 7 show two circuits that will perform this operation and are easy to implement. The circuits use a standard dual operational amplifier for AGC feedback. By providing rectification and the required feedback gain, these circuits are also complete AGC systems.

circuit operation

Amplifier A1 amplifies and inverts the rectified and filtered AGC signal voltage V_C producing output voltage V_1 . Amplifier A2 is a differential amplifier that inverts V_1 again and adds the scaled V_{ref} voltage. This conditioning makes V_{AGC} the sum of the signal plus the scaled V_{ref} . As the signal voltage increases, V_{AGC} increases and the gain of the TL026C is reduced. This maintains a constant output level.

feedback circuit equations

Following the AGC input signal (Figures 6 and 7) from the OUT output through the feedback amplifiers to the AGC input produces the following equations:

1. AC output to diode D1, assuming sinusoidal signals (2)

$$V_O = V_{OP} (\sin wt)$$

where:

$$V_{OP} = \text{peak voltage of } V_O$$

2. Diode D1 and capacitor C1 output (3)

$$V_C = V_{OP} - V_F$$

where:

$$V_F = \text{forward voltage drop of D1}$$

$$V_C = \text{voltage across capacitor C1}$$

3. A1 output (4)

$$V_1 = - \frac{R_2}{R_1} V_C$$

4. A2 output ($R_3 = R_4$) (5)

$$V_{AGC} = \frac{R_2}{R_1} V_C + 2 \frac{R_6}{R_5 + R_6} V_{ref}$$

TL026C

DIFFERENTIAL HIGH-FREQUENCY AMPLIFIER WITH AGC

SLFS007A – JUNE 1985 – REVISED JULY 1990

APPLICATION INFORMATION

Amplifier A2 inverts V1 producing a positive AGC signal voltage. Therefore, the input voltage to the TL026C AGC pin consists of an AGC signal equal to:

$$\frac{R2}{R1} V_C \quad (6)$$

and a dc voltage derived from V_{ref} , defined as the quiescent value of V_{AGC} .

$$V_{AGC}(q) = 2 \frac{R6}{R5 + R6} V_{ref} \quad (7)$$

For the initial resistor calculations, V_{ref} is assumed to be typically 1.4 V making quiescent V_{AGC} approximately 1.22 V ($V_{AGC}(q) = V_{ref} - 180$ mV). This voltage allows the TL026C to operate at maximum gain under no-signal and low-signal conditions. In addition, with V_{ref} used as both internal and external reference, its variation from device to device automatically adjusts the overall bias and makes AGC operation essentially independent of the absolute value of V_{ref} . The resistor divider needs to be calculated only once and is valid for the full tolerance of V_{ref} .

output voltage limits (see Figures 6 and 7)

The output voltage level desired must fall within the following limits:

1. Because the data sheet minimum output swing is 3 V peak-to-peak using a 2-k Ω load resistor, the user-selected design limit for the peak output swing should not exceed 1.5 V.
2. The voltage drop of the rectifying diode determines the lower voltage limit. When a silicon diode is used, this voltage is approximately 0.7 V. The output voltage V_O must have sufficient amplitude to exceed the rectifying diode drop. Aschottky diode can be used to reduce the V_O level required.

gain calculations for a peak output voltage of 1 V

A peak output voltage of 1 V was chosen for gain calculations because it is approximately midway between the limits of conditions 1 and 2 in the preceding paragraph.

Using equation 3 ($V_C = V_{OP} - V_d$), V_C is calculated as follows:

$$V_C = 1 \text{ V} - 0.7 \text{ V}$$

$$V_C = 0.3 \text{ V}$$

Therefore, the gain of A1 must produce a voltage V1 that is equal to or greater than the total change in V_{AGC} for maximum TL026C gain change.

With a total change in V_{AGC} of 360 mV and using equation 4, the calculation is as follows:

$$-\frac{V1}{V_C} = \frac{\Delta V_{AGC}}{V_C} = \frac{R2}{R1} = \frac{0.36}{0.3} = 1.2$$

If R1 is 10 k Ω , R2 is 1.2 time R1 or 12 k Ω .


Since the output voltage for this circuit must be between 0.85 V and 1.3 V, the component values in Figures 6 and 7 provide a nominal 1-V peak output limit. This limit is the best choice to allow for temperature variations of the diode and minimum output voltage specification.



TL026C DIFFERENTIAL HIGH-FREQUENCY AMPLIFIER WITH AGC

SLFS007A – JUNE 1985 – REVISED JULY 1990

APPLICATION INFORMATION



NOTE: $V_{CC+} = +6\text{ V}$ and $V_{CC-} = -6\text{ V}$ for TL026C and amplifiers A1 and A2.

Figure 7. Typical Application Circuit With Attenuation

TL441AM LOGARITHMIC AMPLIFIER



SLFS038—JUNE 1976—REVISED FEBRUARY 1989

- Excellent Dynamic Range
- Wide Bandwidth
- Built-In Temperature Compensation
- Log Linearity (30 dB Sections) . . . 1 dB Typ
- Wide Input Voltage Range

description


This monolithic amplifier circuit contains four 30-dB logarithmic stages. Gain in each stage is such that the output of each stage is proportional to the logarithm of the input voltage over the 30-dB input voltage range. Each half of the circuit contains two of these 30-dB stages summed together in one differential output that is proportional to the sum of the logarithms of the input voltages of the two stages. The four stages may be interconnected to obtain a theoretical input voltage range of 120-dB. In practice, this permits the input voltage range to be typically greater than 80-dB with log linearity of ± 0.5 -dB (see application data). Bandwidth is from dc to 40 MHz.

This circuit is useful in military weapons systems, broadband radar, and infrared reconnaissance systems. It serves for data compression and analog compensation. This logarithmic amplifier is used in log IF circuitry as well as video and log amplifiers. The TL441AM is characterized for operation over the full military temperature range of -55°C to 125°C .



NC — No internal connection

functional block diagram (one half)




$Y \propto \log A1 + \log A2$; $Z \propto \log B1 + \log B2$
 where: A1, A2, B1, and B2 are in dBV, 0 dBV = 1 V.
 CA2, CA2', CB2, and CB2' are detector compensation inputs.

TL441AM LOGARITHMIC AMPLIFIER

SLFS038 – JUNE 1976 – REVISED FEBRUARY 1989

schematic



Pin numbers shown are for the J package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltages (see Note 1): V_{CC+}	8 V
V_{CC-}	-8 V
Input voltage (see Note 1)	6 V
Output sink current (any one output)	30 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages, except differential output voltages, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
FK	500 mW	11.0 mW/°C	104°C	500 mW	275 mW
J	500 mW	11.0 mW/°C	104°C	500 mW	275 mW

recommended operating conditions

	MIN	MAX	UNIT
Peak-to-peak input voltage for each 30-dB stage	0.01	1	V
Operating free-air temperature, T_A	-55	125	°C



TL441AM LOGARITHMIC AMPLIFIER

SLFS038 – JUNE 1976 – REVISED FEBRUARY 1989

electrical characteristics, $V_{CC\pm} = \pm 6\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST FIGURE	MIN	TYP	MAX	UNIT
Differential output offset voltage	1		± 25	± 70	mV
Quiescent output voltage	2	5.45	5.6	5.85	V
DC scale factor (differential output), each 3-dB stage, -35 dBV to -5 dBV	3	7	8	11	mV/dB
AC scale factor (differential output)			8		mV/dB
DC error at -20 dBV (midpoint of -35 dBV to -5 dBV range)	3		1	2.6	dB
Input impedance			500		Ω
Output impedance			200		Ω
Rise time, 10% to 90% points, $C_L = 24\text{ pF}$	4		20	35	ns
Supply current from V_{CC+}	2	14.5	18.5	23	mA
Supply current from V_{CC-}	2	-6	-8.5	-10.5	mA
Power dissipation	2	123	162	201	mW

electrical characteristics over operating free-air temperature range, $V_{CC\pm} = \pm 6\text{ V}$ (unless otherwise noted)

PARAMETER	TEST FIGURE	MIN	MAX	UNIT
Differential output offset voltage	1		± 100	mV
Quiescent output voltage	2	5.3	5.85	V
DC scale factor (differential output) each 30-dB stage, -35 dBV to -5 dBV	3	7	11	mV/dB
DC error at -20 dBV (midpoint of -35 dBV to -5 dBV range)	3		4	dB
			3	
Supply current from V_{CC+}	2	10	31	mA
Supply current from V_{CC-}	2	-4.5	-15	mA
Power dissipation	2	87	276	mW

PARAMETER MEASUREMENT INFORMATION




Figure 1




Figure 2

TL441AM LOGARITHMIC AMPLIFIER

SLFS038 – JUNE 1976 – REVISED FEBRUARY 1989

PARAMETER MEASUREMENT INFORMATION





Figure 3



- NOTES:
- A. The input pulse has the following characteristics: $t_w = 200 \text{ ns}$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$, $\text{PRR} \leq 10 \text{ MHz}$.
 - B. Capacitor C_1 consists of three capacitors in parallel: $1 \mu\text{F}$, $0.1 \mu\text{F}$, and $0.01 \mu\text{F}$.
 - C. C_L includes probe and jig capacitance.

Figure 4

TYPICAL CHARACTERISTICS

DIFFERENTIAL OUTPUT OFFSET VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 5

QUIESCENT OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE




Figure 6

DC SCALE FACTOR
vs
FREE-AIR TEMPERATURE




Figure 7

DC ERROR
vs
FREE-AIR TEMPERATURE




Figure 8

TL441AM LOGARITHMIC AMPLIFIER

SLFS038 – JUNE 1976 – REVISED FEBRUARY 1989

TYPICAL CHARACTERISTICS

OUTPUT RISE TIME
vs
LOAD CAPACITANCE




Figure 9

POWER DISSIPATION
vs
FREE-AIR TEMPERATURE




Figure 10

APPLICATION INFORMATION

Although designed for high-performance applications such as broadband radar, infrared detection and weapons systems, this device has a wide range of applications in data compression and analog computation.

basic logarithmic function

The basic logarithmic response is derived from the exponential current-voltage relationship of collector current and base-emitter voltage. This relationship is given in the equation:

$$m \cdot V_{BE} = \ln [(I_C + I_{CES})/I_{CES}]$$

where:

I_C = collector current

I_{CES} = collector current at $V_{BE} = 0$

m = q/kT (in V^{-1})

V_{BE} = base-emitter voltage

The differential input amplifier allows dual-polarity inputs, is self-compensating for temperature variations, and is relatively insensitive to common-mode noise.

functional block diagram




Figure 11

logarithmic sections

As can be seen from the schematic, there are eight differential pairs. Each pair is a 15-dB log subsection, and each input feeds two pairs for a range of 30-dB per stage.

Four compensation points are made available to allow slight variations in the gain (slope) of the two individual 15-dB stages of input A2 and B2. By slightly changing the voltage on any of the compensation pins from its quiescent value, the gain of that particular 15-dB stage can be adjusted to match the other 15-dB stage in the pair. The compensation pins may also be used to match the transfer characteristics of input A2 to A1 or B2 to B1.

The log stages in each half of the circuit are summed by directly connecting their collectors together and summing through a common-base output stage. The two sets of output collectors are used to give two log outputs, Y and \bar{Y} (or Z and \bar{Z}) which are equal in amplitude but opposite in polarity. This increases the versatility of the device.

By proper choice of external connections, linear amplification, and linear attenuation, and many different applications requiring logarithmic signal processing are possible

input levels

The recommended input voltage range of any one stage is given as 0.01 V to 1 V. Input levels in excess of 1 V may result in a distorted output. When several log sections are summed together, the distorted area of one section overlaps with the next section and the resulting distortion is insignificant. However, there is a limit to the amount of overdrive that may be applied. As the input drive reaches ± 3.5 V, saturation occurs, clamping the collector-summing line and severely distorting the output. Therefore, the signal to any input must be limited to approximately ± 3 V to ensure a clean output.

TL441AM LOGARITHMIC AMPLIFIER

SLFS038 – JUNE 1976 – REVISED FEBRUARY 1989

APPLICATION INFORMATION

output levels

Differential-output-voltage levels are low, generally less than 0.6 V. As demonstrated in Figure 12, the output swing and the slope of the output response can be adjusted by varying the gain by means of the slope control. The coordinate origin may also be adjusted by positioning the offset of the output buffer.

circuits

Figures 12 through 19 show typical circuits using this logarithmic amplifier. Operational amplifiers not otherwise designated are TLC271. For operation at higher frequencies, the TL592 is recommended instead of the TLC271.




Figure 12. Output Slope and Origin Adjustment

APPLICATION INFORMATION

TRANSFER CHARACTERISTICS
OF TWO TYPICAL INPUT STAGES





Figure 13. Utilization of Separate Stages

TL441AM LOGARITHMIC AMPLIFIER

SLFS038 – JUNE 1976 – REVISED FEBRUARY 1989

APPLICATION INFORMATION

TRANSFER CHARACTERISTICS WITH BOTH SIDES PARALLELED







Figure 14. Utilization of Paralleled Inputs

APPLICATION INFORMATION

TRANSFER CHARACTERISTICS




- NOTES: A. Inputs are limited by reducing the supply voltages for the input amplifiers to ± 4 V.
B. The gains of the input amplifiers are adjusted to achieve smooth transitions.

Figure 15. Logarithmic Amplifier With Input Voltage Range Greater Than 80 dB

TL441AM LOGARITHMIC AMPLIFIER

SLFS038 – JUNE 1976 – REVISED FEBRUARY 1989

APPLICATION INFORMATION



NOTES: A. Connections shown are for multiplication. For division, Z and \bar{Z} connections are reversed.


B. Output W may need to be amplified to give actual product or quotient of A and B.

C. R designates resistors of equal value, typically 2 k Ω to 10 k Ω .

Multiplication: $W = A \cdot B \Rightarrow \log W = \log A + \log B$, or $W = a^{(\log_a A + \log_a B)}$

Division: $W = A/B \Rightarrow \log W = \log A - \log B$, or $W = a^{(\log_a A - \log_a B)}$

Figure 16. Multiplication or Division




NOTE: R designates resistors of equal value, typically 2 k Ω to 10 k Ω . The power to which the input variable is raised is fixed by setting nR.

Output W may need to be amplified to give the correct value.

Exponential: $W = A^n \Rightarrow \log W = n \log A$, or $W = a^{(n \log_a A)}$

Figure 17. Raising a Variable to a Fixed Power

APPLICATION INFORMATION



NOTE: Adjust the slope to correspond to the base "a".
Exponential to any base: $W = a^x$.

Figure 18. Raising a Fixed Number to a Variable Power




Figure 19. Dual-Channel RF Logarithmic Amplifier With 50-dB Input Range Per Channel at 10 MHz

TL592B DIFFERENTIAL VIDEO AMPLIFIER

SLFS001A—JUNE 1985—REVISED APRIL 1988

- Adjustable Gain to 400 Typ
- No Frequency Compensation Required
- Low Noise . . . $3 \mu\text{V}$ Typ V_n

description

This device is a monolithic two-stage video amplifier with differential inputs and differential outputs. It features internal series-shunt feedback that provides wide bandwidth, low phase distortion, and excellent gain stability. Emitter-follower outputs enable the device to drive capacitive loads. All stages are current-source biased to obtain high common-mode and supply-voltage rejection ratios.


The differential gain is typically 400 when the gain adjust pins are connected together, or amplification may be adjusted for near 0 to 400 by the use of a single external resistor connected between the gain adjustment pins A and B. No external frequency-compensating components are required for any gain option.

The device is particularly useful in magnetic-tape or disk-file systems using phase or NRZ encoding and in high-speed thin-film or plated-wire memories. Other applications include general-purpose video and pulse amplifiers.


The device achieves low equivalent noise voltage through special processing and a new circuit layout incorporating input transistors with low base resistance.

The TL592B is characterized for operation from 0°C to 70°C .

D8† OR P PACKAGE (TOP VIEW)




D14† OR N PACKAGE (TOP VIEW)



† D8 and D14 are the codes to differentiate the 8-pin and 14-pin versions, respectively.


symbol



TL592B DIFFERENTIAL VIDEO AMPLIFIER

SLFS001A – JUNE 1985 – REVISED APRIL 1988

schematic



Pin numbers are for D8 and P packages.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V_{CC+} (see Note 1)	8 V
Supply voltage, V_{CC-}	-8 V
Differential input voltage	± 5 V
Voltage range, any input	V_{CC+} to V_{CC-}
Output current	10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values except differential input voltages are with respect to the midpoint between V_{CC+} and V_{CC-} .

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING
D8	530 mW	5.8 mW/°C	59°C	464 mW
D14	530 mW	N/A	N/A	530 mW
N	530 mW	N/A	N/A	530 mW
P	530 mW	N/A	N/A	530 mW

TL592B DIFFERENTIAL VIDEO AMPLIFIER

SLFS001A – JUNE 1985 – REVISED APRIL 1988

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC+}	3	6	8	V
Supply voltage, V_{CC-}	-3	-6	-8	V
Operating free-air temperature, T_A	0		70	°C

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 6$ V, $R_L = 2$ k Ω (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS†	T_A	MIN	TYP	MAX	UNIT
A_{VD}	1	$V_{OPP} = 3$ V, $R_{AB} = 0$	25°C	300	400	500	V/V
			0°C to 70°C	250		600	
A_{VD2}	1	$V_{OPP} = 3$ V, $R_{AB} = 1$ k Ω	25°C		13		V/V
BW	2	$V_{OPP} = 1$ V, $R_{AB} = 0$	25°C		50		MHz
I_{IO}			25°C		0.4	5	μ A
			0°C to 70°C			6	
I_{IB}			25°C		9	30	μ A
			0°C to 70°C			40	
V_{ICR}	3		25°C	± 1			V
			0°C to 70°C	± 1			
V_{OC}	1	$R_L = \infty$	25°C	2.4	2.9	3.4	V
V_{OO}	1	$V_{ID} = 0$, $R_L = \infty$	25°C		0.35	0.75	V
			0°C to 70°C			1.5	
V_{OPP}	1	$R_L = 2$ k Ω , $R_{AB} = 0$	25°C	3	4		V
			0°C to 70°C	2.8			
r_i		$V_{OD} = 1$ V, $R_{AB} = 0$	25°C		4		k Ω
			0°C to 70°C			3.6	
r_o			0°C to 70°C			30	Ω
C_i			25°C		5		pF
$CMRR$	3	$V_{IC} = \pm 1$ V, $R_{AB} = 0$	f = 100 kHz	25°C	60	86	dB
			f = 5 MHz			60	
			f = 100 kHz	0°C to 70°C	50		
			f = 5 MHz			60	
k_{SVR}	4	$\Delta V_{CC+} = \pm 0.5$ V, $\Delta V_{CC-} = \pm 0.5$ V, $R_{AB} = 0$	25°C	50	70		dB
			0°C to 70°C	50			
V_n	4	BW = 1 kHz to 10 MHz	25°C		3		μ V
t_{pd}	2	$\Delta V_O = 1$ V	25°C		7.5		ns
t_r	2	$\Delta V_O = 1$ V	25°C		10.5		ns
$I_{sink(max)}$		$V_{ID} = 1$ V, $V_O = 3$ V		3	4		mA
I_{CC}		No load, No signal	25°C		18	24	mA
			0°C to 70°C			27	

† R_{AB} is the gain-adjustment resistor connected between gain-adjust pins A and B. If not specified for a particular parameter, its value is irrelevant to that parameter.

TL592B DIFFERENTIAL VIDEO AMPLIFIER

SLFS001A - JUNE 1985 - REVISED APRIL 1988

PARAMETER MEASUREMENT INFORMATION




Figure 1




Figure 2




Figure 3




Figure 4

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
SUPPLY VOLTAGE




Figure 5

LARGE-SIGNAL DIFFERENTIAL
VOLTAGE AMPLIFICATION
vs
GAIN-ADJUSTMENT RESISTANCE




Figure 6

SUPPLY CURRENT
vs
SUPPLY VOLTAGE






Figure 7

- **Very Low Power Consumption**
1 mW Typ at $V_{DD} = 5\text{ V}$
- **Capable of Operation in Astable Mode**
- **CMOS Output Capable of Swinging Rail to Rail**
- **High Output-Current Capability**
Sink 100 mA Typ
Source 10 mA Typ
- **Output Fully Compatible With CMOS, TTL, and MOS**
- **Low Supply Current Reduces Spikes During Output Transitions**
- **Single-Supply Operation From 1 V to 15 V**
- **Functionally Interchangeable With the NE555; Has Same Pinout**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015.2**

D, DB, P, OR PW PACKAGE
(TOP VIEW)



functional block diagram



RESET can override TRIG, which can override THRES.

description

The TLC551 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Compared to the NE555 timer, this device uses smaller timing capacitors because of its high input impedance. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage.

Like the NE555, the TLC551 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between DISCH and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering.

While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC551 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555.

The TLC551C is characterized for operation from 0°C to 70°C.



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either supply voltage or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1993, Texas Instruments Incorporated

TLC551C, TLC551Y LinCMOS™ TIMERS

SLFS044 – FEBRUARY 1984 – REVISED OCTOBER 1993

AVAILABLE OPTIONS

PACKAGED DEVICES						CHIP FORM (Y)
T _A	V _{DD} RANGE	SMALL OUTLINE (D)	SSOP (DB)	PLASTIC DIP (P)	TSSOP (PW)	
0°C to 70°C	1 V to 16 V	TLC551CD	TLC551CDBLE	TLC551CP	TLC551CPWLE	TLC551Y

The D package is available taped and reeled. Add the suffix R (e.g., TLC551CDR). The DB and PW packages are only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC551CDBLE). Chips are tested at 25°C.

FUNCTION TABLE

RESET VOLTAGE †	TRIGGER VOLTAGE †	THRESHOLD VOLTAGE †	OUTPUT	DISCHARGE SWITCH
<MIN	Irrelevant	Irrelevant	Low	On
>MAX	<MIN	Irrelevant	High	Off
>MAX	>MAX	>MAX	Low	On
>MAX	>MAX	<MIN	As previously established	


† For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.

TLC551C, TLC551Y LinCMOS™ TIMERS

SLFS044 – FEBRUARY 1984 – REVISED OCTOBER 1993

COMPONENT COUNT	
Transistors	39
Resistors	5

equivalent schematic




TLC551C, TLC551Y LinCMOS™ TIMERS

SLFS044 – FEBRUARY 1984 – REVISED OCTOBER 1993

chip information

This chip, when properly assembled, displays characteristics similar to the TLC551. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	18 V
Input voltage range, V_I (any input)	-0.3 to V_{DD}
Sink current, discharge or output	150 mA
Source current, output, I_O	15 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network GND.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
DB or PW	525 mW	4.2 mW/°C	336 mW
P	1000 mW	8.0 mW/°C	640 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD}	1	15	V
Operating free-air temperature range, T _A	0	70	°C

electrical characteristics at specified free-air temperature, V_{DD} = 1 V

PARAMETER		TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNIT
V _{IT}	Threshold voltage		25°C	0.475	0.67	0.85	V
			Full range	0.45		0.875	
I _{IT}	Threshold current		25°C	10			pA
			70°C	75			
V _{I(TRIG)}	Trigger voltage		25°C	0.15	0.33	0.425	V
			Full range	0.1		0.45	
I _{I(TRIG)}	Trigger current		25°C	10			pA
			70°C	75			
V _{I(RESET)}	Reset voltage		25°C	0.4	0.7	1	V
			Full range	0.3		1	
I _{I(RESET)}	Reset current		25°C	10			pA
			70°C	75			
Control voltage (open circuit) as a percentage of supply voltage			70°C	66.7%			
Discharge switch on-stage voltage		I _{OL} = 100 μA	25°C	0.02	0.15		V
			Full range		0.2		
Discharge switch off-stage voltage			25°C	0.1			nA
			70°C	0.5			
V _{OH}	High-level output voltage	I _{OH} = -10 μA	25°C	0.6	0.98		V
			Full range	0.6			
V _{OL}	Low-level output voltage	I _{OL} = 100 μA	25°C	0.03	0.2		V
			Full range		0.25		
I _{DD}	Supply current	See Note 2	25°C	15	100		μA
			Full range		150		

† Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

TLC551C, TLC551Y LinCMOS™ TIMERS

SLFS044 – FEBRUARY 1984 – REVISED OCTOBER 1993

electrical characteristics at specified free-air temperature, $V_{DD} = 2\text{ V}$

PARAMETER		TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage		25°C	0.95	1.33	1.65	V
			Full range	0.85		1.75	
I_{IT}	Threshold current		25°C		10		pA
			70°C		75		
$V_{I(TRIG)}$	Trigger voltage		25°C	0.4	0.67	0.95	V
			Full range	0.3		1.05	
$I_{I(TRIG)}$	Trigger current		25°C		10		pA
			70°C		75		
$V_{I(RESET)}$	Reset voltage		25°C	0.4	1.1	1.5	V
			Full range	0.3		1.8	
$I_{I(RESET)}$	Reset current		25°C		10		pA
			70°C		75		
Control voltage (open circuit) as a percentage of supply voltage			70°C	66.7%			
Discharge switch on-stage voltage		$I_{OL} = 1\text{ mA}$	25°C	0.03	0.2		V
			Full range			0.25	
Discharge switch off-stage voltage			25°C		0.1		nA
			70°C		0.5		
V_{OH}	High-level output voltage	$I_{OH} = -300\text{ }\mu\text{A}$	25°C	1.5	1.9		V
			Full range	1.5			
V_{OL}	Low-level output voltage	$I_{OL} = 1\text{ mA}$	25°C		0.07	0.3	V
			Full range			0.35	
I_{DD}	Supply current	See Note 2	25°C		65	250	μA
			Full range			400	

† Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER		TEST CONDITIONS	T_A^\dagger	MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage		25°C	2.8	3.3	3.8	V
			Full range	2.7		3.9	
I_{IT}	Threshold current		25°C	10		pA	
			70°C	75			
$V_{I(TRIG)}$	Trigger voltage		25°C	1.36	1.66	1.96	V
			Full range	1.26	2.06		
$I_{I(TRIG)}$	Trigger current		25°C	10		pA	
			70°C	75			
$V_{I(RESET)}$	Reset voltage		25°C	0.4	1.1	1.5	V
			Full range	0.3	1.8		
$I_{I(RESET)}$	Reset current		25°C	10		pA	
			70°C	75			
Control voltage (open circuit) as a percentage of supply voltage			70°C	66.7%			
Discharge switch on-stage voltage		$I_{OL} = 10\text{ mA}$	25°C	0.14	0.5		V
			Full range	0.6			
Discharge switch off-stage voltage			25°C	0.1		nA	
			70°C	0.5			
V_{OH}	High-level output voltage	$I_{OH} = -1\text{ mA}$	25°C	4.1	4.8		V
			Full range	4.1			
V_{OL}	Low-level output voltage	$I_{OL} = 8\text{ mA}$	25°C	0.21	0.4		V
			Full range	0.5			
		$I_{OL} = 5\text{ mA}$	25°C	0.13	0.3		
			Full range	0.4			
		$I_{OL} = 3.2\text{ mA}$	25°C	0.08	0.3		
			Full range	0.35			
I_{DD}	Supply current	See Note 2	25°C	170	350		μA
			Full range	500			

† Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

TLC551C, TLC551Y

LinCMOS™ TIMERS

SLFS044 – FEBRUARY 1984 – REVISED OCTOBER 1993

electrical characteristics at specified free-air temperature, $V_{DD} = 15\text{ V}$

PARAMETER		TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage		25°C	9.45		10.55	V
			Full range	9.35		10.65	
I_{IT}	Threshold current		25°C	10			pA
			70°C	75			
$V_{I(TRIG)}$	Trigger voltage		25°C	4.65	5	5.35	V
			Full range	4.55		5.45	
$I_{I(TRIG)}$	Trigger current		25°C	10			pA
			70°C	75			
$V_{I(RESET)}$	Reset voltage		25°C	0.4	1.1	1.5	V
			Full range	0.3		1.8	
$I_{I(RESET)}$	Reset current		25°C	10			pA
			70°C	75			
	Control voltage (open circuit) as a percentage of supply voltage		70°C	66.7%			
	Discharge switch on-stage voltage	$I_{OL} = 100\text{ mA}$	25°C	0.77	1.7		V
			Full range		1.8		
	Discharge switch off-stage voltage		25°C	0.1			nA
			70°C	0.5			
V_{OH}	High-level output voltage	$I_{OH} = -10\text{ mA}$	25°C	12.5	14.2		V
			Full range	12.5			
		$I_{OH} = -5\text{ mA}$	25°C	13.5	14.6		
			Full range	13.5			
		$I_{OH} = -1\text{ mA}$	25°C	14.2	14.9		
			Full range	14.2			
V_{OL}	Low-level output voltage	$I_{OL} = 100\text{ mA}$	25°C	1.28	3.2		V
			Full range		3.6		
		$I_{OL} = 50\text{ mA}$	25°C	0.63	1		
			Full range		1.3		
		$I_{OL} = 10\text{ mA}$	25°C	0.12	0.3		
			Full range		0.4		
I_{DD}	Supply current	See Note 2	25°C	360	600		μA
			Full range		800		

† Full range is 0°C to 70°C.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

operating characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Initial error of timing interval‡	$V_{DD} = 5\text{ V to }15\text{ V}$, $C_T = 0.1\text{ }\mu\text{F}$,	$R_A = R_B = 1\text{ k}\Omega\text{ to }100\text{ k}\Omega$, See Note 3		1%	3%	
Supply voltage sensitivity of timing interval				0.1	0.5	%/V
t_r	$R_L = 10\text{ M}\Omega$,	$C_L = 10\text{ pF}$		20	75	ns
t_f				15	60	
f_{max}	$R_A = 470\text{ }\Omega$, $C_T = 200\text{ pF}$	$R_B = 200\text{ }\Omega$, See Note 3	1.2	1.8		MHz

‡ Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

NOTE 3: R_A , R_B , and C_T are as defined in Figure 3.



electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage		2.8	3.3	3.8	V
I_{IT}	Threshold current			10		pA
$V_{I(\text{TRIG})}$	Trigger voltage		1.36	1.66	1.96	V
$I_{I(\text{TRIG})}$	Trigger current			10		pA
$V_{I(\text{RESET})}$	Reset voltage		0.4	1.1	1.5	V
$I_{I(\text{RESET})}$	Reset current			10		pA
	Control voltage (open circuit) as a percentage of supply voltage			66.7%		
	Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$		0.14	0.5	V
	Discharge switch off-state current			0.1		nA
V_{OH}	High-level output voltage	$I_{OH} = -1\text{ mA}$	4.1	4.8		V
V_{OL}	Low-level output voltage	$I_{OL} = 8\text{ mA}$		0.21	0.4	V
		$I_{OL} = 5\text{ mA}$		0.13	0.3	
		$I_{OL} = 3.2\text{ mA}$		0.08	0.3	
I_{DD}	Supply current	See Note 2		170	350	μA

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

TYPICAL CHARACTERISTICS





Figure 1



‡ The effects of the load resistance on these values must be taken into account separately.

Figure 2

APPLICATION INFORMATION




Figure 3. Astable Operation

Connecting TRIG to THRES, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor C_T charges through R_A and R_B to the trigger voltage level (approximately $0.67 V_{DD}$) and then discharges through R_B only to the value of the threshold voltage level (approximately $0.33 V_{DD}$). The output is high during the charging cycle ($t_{c(H)}$) and low during the discharge cycle ($t_{c(L)}$). The duty cycle is controlled by the values of R_A , R_B , and C_T , as shown in the equations below.

$$t_{c(H)} \approx C_T (R_A + R_B) \ln 2 \quad (\ln 2 = 0.693)$$

$$t_{c(L)} \approx C_T R_B \ln 2$$

$$\text{Period} = t_{c(H)} + t_{c(L)} \approx C_T (R_A + 2R_B) \ln 2$$

$$\text{Output driver duty cycle} = \frac{t_{c(L)}}{t_{c(H)} + t_{c(L)}} \approx 1 - \frac{R_B}{R_A + 2R_B}$$

$$\text{Output waveform duty cycle} = \frac{t_{c(H)}}{t_{c(H)} + t_{c(L)}} \approx \frac{R_B}{R_A + 2R_B}$$

The 0.1- μF capacitor at CONT in Figure 3 decreases the period by about 10%.

The formulas shown above do not allow for any propagation delay times from TRIG and THRES to DISCH. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance r_{on} during discharge adds to R_B to provide another source of timing error in the calculation when R_B is very low or r_{on} is very high.

APPLICATION INFORMATION

The equations below provide better agreement with measured values.

$$t_{c(H)} = C_T (R_A + R_B) \ln \left[3 - \exp \left(\frac{-t_{PLH}}{C_T (R_B + r_{on})} \right) \right] + t_{PHL}$$

$$t_{c(L)} = C_T (R_B + r_{on}) \ln \left[3 - \exp \left(\frac{-t_{PHL}}{C_T (R_A + R_B)} \right) \right] + t_{PLH}$$

These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between ln 2 at low frequencies and ln 3 at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted with good results. Duty cycles less than 50% $\frac{t_{c(H)}}{t_{c(H)} + t_{c(L)}}$ require that $\frac{t_{c(H)}}{t_{c(L)}} < 1$ and possibly $R_A \leq r_{on}$. These conditions can be difficult to obtain.

In monostable applications, the trip point of the trigger input can be set by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage from a resistor divider with at least 500-μA bias provides good results.


- Very Low Power Consumption . . . 2 mW
Typ at $V_{DD} = 5\text{ V}$
- Capable of Operation in Astable Mode
- CMOS Output Capable of Swinging Rail to Rail
- High Output-Current Capability
Sink 100 mA Typ
Source 10 mA Typ
- Output Fully Compatible With CMOS, TTL, and MOS
- Low Supply Current Reduces Spikes During Output Transitions
- High-Impedance Inputs . . . $10^{12}\ \Omega$ Typ
- Single-Supply Operation From 1 V to 18 V
- Functionally Interchangeable With the NE555; Has Same Pinout

description


The TLC552 is a dual monolithic timing circuit fabricated using TI LinCMOS™ process, which provides full compatibility with CMOS, TTL, and MOS logic and operation at frequencies up to 2 MHz. Accurate time delays and oscillations are possible with smaller, less-expensive timing capacitors than the NE555 because of the high input impedance. Power consumption is low across the full range of power supply voltages.

Like the NE556, the TLC552 has a trigger level approximately one-third of the supply voltage and a threshold level approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset input can override all other inputs and can be used to initiate a new timing cycle. If the reset input is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal and ground.

While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC552 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE556.



functional block diagram (each timer)



RESET can override TRIG and THRES.
TRIG can override THRES.

AVAILABLE OPTIONS

SYMBOLIZATION		OPERATING TEMPERATURE RANGE	V_T max at 25°C
DEVICE	PACKAGE SUFFIX		
TLC552C	D,N	0°C to 70°C	3.8 mV

The D packages are available taped and reeled. Add the suffix R to the device type when ordering (i.e., TLC552CDR).

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

TLC552C DUAL LINCOS™ TIMER

SLFS046 – FEBRUARY 1984 – REVISED MAY 1988

description (continued)

These devices have internal electrostatic discharge (ESD) protection circuits that will prevent catastrophic failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3105.2. However, care should be exercised in handling these devices as exposure to ESD may result in a degradation of the device parametric performance.

All unused inputs should be tied to an appropriate logic level to prevent false triggering.

The TLC552C is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

RESET VOLTAGE†	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE†	OUTPUT	DISCHARGE SWITCH
< MIN	Irrelevant	Irrelevant	Low	On
> MAX	< MIN	Irrelevant	High	Off
> MAX	> MAX	> MAX	Low	On
> MAX	> MAX	< MIN	As previously established	

† For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{DD} (see Note 1)	18 V
Input voltage range (any input)	- 0.3 V to V_{DD}
Sink current, DSCH or OUT	150 mA
Source current, OUT	15 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range	0°C to 75°C
Storage temperature range	- 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	POWER RATING	DERATING FACTOR	ABOVE T_A
D	950 mW	7.6 mW/°C	25°C
N	1150 mW	9.2 mW/°C	25°C

TLC552C DUAL LINCOS™ TIMER

SLFS046 – FEBRUARY 1984 – REVISED MAY 1988

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{DD}	1	18	V
Operating free-air temperature range, T_A	0	70	°C

electrical characteristics at specified free-air temperature, $V_{DD} = 1\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
Threshold voltage level		25°C	0.475	0.67	0.85	V
		Full range	0.45		0.875	
Threshold current		25°C		10		pA
		MAX		75		
Trigger voltage level		25°C	0.15	0.33	0.425	V
		Full range	0.1		1.45	
Trigger current		25°C		10		pA
		MAX		75		
Reset voltage level		25°C	0.4	0.7	1	V
		Full range	0.3		1	
Reset current		25°C		10		pA
		MAX		75		
Control voltage (open-circuit) as a percentage of supply voltage		MAX	66.7%			
Discharge switch on-state voltage	$I_{OL} = 100\ \mu\text{A}$	25°C		0.02	0.15	V
		Full range			0.2	
Discharge switch off-state current		25°C		0.1		nA
		MAX		0.5		
Low-level output voltage	$I_{OL} = 100\ \mu\text{A}$	25°C		0.03	0.2	V
		Full range			0.25	
High-level output voltage	$I_{OH} = -10\ \mu\text{A}$	25°C	0.6	0.98		V
		Full range	0.6			
Supply current		25°C		30	200	μA
		Full range			300	

† Full range (MIN to MAX) is 0°C to 70°C.

TLC552C DUAL LINCOS™ TIMER

SLFS046 – FEBRUARY 1984 – REVISED MAY 1988

electrical characteristics at specified free-air temperature, $V_{DD} = 2\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
Threshold voltage level		25°C	0.95	1.33	1.65	V
		Full range	0.85		1.75	
Threshold current		25°C		10		pA
		MAX		75		
Trigger voltage level		25°C	0.4	0.67	0.95	V
		Full range	0.3		1.05	
Trigger current		25°C		10		pA
		MAX		75		
Reset voltage level		25°C	0.4	1.1	1.5	V
		Full range	0.3		1.8	
Reset current		25°C		10		pA
		MAX		75		
Control voltage (open-circuit) as a percentage of supply voltage		MAX		66.7%		
Discharge switch on-state voltage	$I_{OL} = 1\text{ mA}$	25°C		0.03	0.2	V
		Full range			0.25	
Discharge switch off-state current		25°C		0.1		nA
		MAX		0.5		
Low-level output voltage	$I_{OL} = 1\text{ mA}$	25°C		0.07	0.3	V
		Full range			0.35	
High-level output voltage	$I_{OH} = -300\text{ }\mu\text{A}$	25°C	1.5	1.9		V
		Full range	1.5			
Supply current		25°C		130	500	μA
		Full range			800	

† Full range (MIN to MAX) is 0°C to 70°C.

TLC552C DUAL LINCOS™ TIMER

SLFS046 – FEBRUARY 1984 – REVISED MAY 1988

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
Threshold voltage level		25°C	2.8	3.3	3.8	V
		Full range	2.7		3.9	
Threshold current		25°C		10		pA
		MAX		75		
Trigger voltage level		25°C	1.36	1.66	1.96	V
		Full range	1.26		2.06	
Trigger current		25°C		10		pA
		MAX		75		
Reset voltage level		25°C	0.4	1.1	1.5	V
		Full range	0.3		1.8	
Reset current		25°C		10		pA
		MAX		75		
Control voltage (open-circuit) as a percentage of supply voltage		MAX		66.7%		
Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$	25°C		0.14	0.5	V
		Full range			0.6	
Discharge switch off-state current		25°C		0.1		nA
		MAX		0.5		
Low-level output voltage	$I_{OL} = 8\text{ mA}$	25°C		0.21	0.4	V
		Full range			0.5	
	$I_{OL} = 5\text{ mA}$	25°C		0.13	0.3	
		Full range			0.4	
	$I_{OL} = 3.2\text{ mA}$	25°C		0.08	0.3	
		Full range			0.35	
High-level output voltage	$I_{OH} = -1\text{ mA}$	25°C	4.1	4.8		V
		Full range	4.1			
Supply current		25°C		340	700	μA
		Full range			1000	

† Full range (MIN to MAX) is 0°C to 70°C.

TLC552C DUAL LINCOS™ TIMER

SLFS046 – FEBRUARY 1984 – REVISED MAY 1988

electrical characteristics at specified free-air temperature, $V_{DD} = 15\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
Threshold voltage level		25°C	9.45	10	10.55	V
		Full range	9.35		10.65	
Threshold current		25°C		10		pA
		MAX		75		
Trigger voltage level		25°C	4.65	5	5.35	V
		Full range	4.55		5.45	
Trigger current		25°C		10		pA
		MAX		75		
Reset voltage level		25°C	0.4	1.1	1.5	V
		Full range	0.3		1.8	
Reset current		25°C		10		pA
		MAX		75		
Control voltage (open-circuit) as a percentage of supply voltage		MAX		66.7%		
Discharge switch on-state voltage	$I_{OL} = 100\text{ mA}$	25°C		0.77	1.7	V
		Full range			1.8	
Discharge switch off-state current		25°C		0.1		nA
		MAX		0.5		
Low-level output voltage	$I_{OL} = 100\text{ mA}$	25°C		1.28	3.2	V
		Full range			3.6	
	$I_{OL} = 50\text{ mA}$	25°C		0.63	1	
		Full range			1.3	
	$I_{OL} = 10\text{ mA}$	25°C		0.12	0.3	
		Full range			0.4	
High-level output voltage	$I_{OH} = -10\text{ mA}$	25°C	12.5	14.2	V	
		Full range	12.5			
	$I_{OH} = -5\text{ mA}$	25°C	13.5	14.6		
		Full range	13.5			
	$I_{OH} = -1\text{ mA}$	25°C	14.2	14.9		
		Full range	14.2			
Supply current		25°C		0.72	1.2	mA
		Full range			1.6	

† Full range (MIN to MAX) is 0°C to 70°C.



electrical characteristics at specified free-air temperature, $V_{DD} = 18\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	MIN	TYP	MAX	UNIT
Threshold voltage level		25°C	11.4	12	12.6	V
		Full range	10.9		12.7	
Threshold current		25°C		10		pA
		MAX		75		
Trigger voltage level		25°C	5.6	6	6.4	V
		Full range	5.5		6.5	
Trigger current		25°C		10		pA
		MAX		75		
Reset voltage level		25°C	0.4	1.1	1.5	V
		Full range	0.3		1.8	
Reset current		25°C		10		pA
		MAX		75		
Control voltage (open-circuit) as a percentage of supply voltage		MAX	66.7%			
Discharge switch on-state voltage	$I_{OL} = 100\text{ mA}$	25°C		0.72	1.5	V
		Full range			1.6	
Discharge switch off-state current		25°C		0.1		nA
		MAX		0.5		
Low-level output voltage	$I_{OL} = 3.2\text{ mA}$	25°C		0.04	0.3	V
		Full range			0.35	
High-level output voltage	$I_{OH} = -1\text{ mA}$	25°C	17.3	17.9		V
		Full range	17.3			
Supply current		25°C		0.84	1.2	mA
		Full range			1.6	

† Full range (MIN to MAX) is 0°C to 70°C.

operating characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Initial error of timing interval‡	$V_{DD} = 5\text{ V to }15\text{ V}$, $C_T = 0.1\ \mu\text{F}$, See Note 2		1%	3%	
Supply voltage sensitivity of timing interval			0.1	0.5	%/V
Output pulse rise time	$R_L = 10\text{ M}\Omega$, $C_L = 10\text{ pF}$		20	75	ns
Output pulse fall time			15	60	
Maximum frequency in astable mode	$R_A = 470\ \Omega$, $C_T = 200\text{ pF}$, $R_B = 200\ \Omega$, See Note 2	1.2	2.8		MHz

‡ Timing interval error is defined as the difference between the measured value and the nominal value of a random sample.

NOTE 2: R_A , R_B , and C_T are as defined in Figure 1.

TLC552C DUAL LINCMOS™ TIMER

SLFS046 – FEBRUARY 1984 – REVISED MAY 1988

APPLICATION INFORMATION




Figure 1. Circuit for Astable Operation

TLC555C, TLC555I, TLC555M, TLC555Y LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

- **Very Low Power Consumption**
1 mW Typ at $V_{DD} = 5\text{ V}$
- **Capable of Operation in Astable Mode**
- **CMOS Output Capable of Swinging Rail to Rail**
- **High Output-Current Capability**
Sink 100 mA Typ
Source 10 mA Typ
- **Output Fully Compatible With CMOS, TTL, and MOS**
- **Low Supply Current Reduces Spikes During Output Transitions**
- **Single-Supply Operation From 2 V to 15 V**
- **Functionally Interchangeable With the NE555; Has Same Pinout**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015.2**

description

The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage.

Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering.

While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC555 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555.

The TLC555C is characterized for operation from 0°C to 70°C. The TLC555I is characterized for operation from –40°C to 85°C. The TLC555M is characterized for operation over the full military temperature range of –55°C to 125°C.



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either supply voltage or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.


LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D, DB, JG, P, OR PW PACKAGE
(TOP VIEW)



FK PACKAGE
(TOP VIEW)



NC – No internal connection

Copyright © 1993, Texas Instruments Incorporated

TLC555C, TLC555I, TLC555M, TLC555Y LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

AVAILABLE OPTIONS

PACKAGED DEVICES								CHIP FORM (Y)
T _A	V _{DD} RANGE	SMALL OUTLINE (D)	SSOP (DB)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)	
0°C to 70°C	2 V to 15 V	TLC555CD	TLC555CDBLE	—	—	TLC555CP	TLC555CPWLE	TLC555Y
-40°C to 85°C	3 V to 15 V	TLC555ID	—	—	—	TLC555IP	—	
-55°C to 125°C	5 V to 15 V	TLC555MD	—	TLC555MFK	TLC555MJG	TLC555MP	—	


The D package is available taped and reeled. Add the R suffix to device type (e.g., TLC555CDR). The DB and PW packages are only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TLC555CDBLE). Chips are tested at 25°C.

FUNCTION TABLE

RESET VOLTAGE†	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE†	OUTPUT	DISCHARGE SWITCH
<MIN	Irrelevant	Irrelevant	L	On
>MAX	<MIN	Irrelevant	H	Off
>MAX	>MAX	>MAX	L	On
>MAX	>MAX	<MIN	As previously established	

† For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.


functional block diagram



Pin numbers are for all packages except the FK package.
RESET can override TRIG, which can override THRES.

TLC555C, TLC555I, TLC555M, TLC555Y LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993




TLC555C, TLC555I, TLC555M, TLC555Y LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

chip information

This chip, when properly assembled, displays characteristics similar to the TLC555. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	18 V
Input voltage range, V_I (any input)	-0.3 to V_{DD}
Sink current, discharge or output	150 mA
Source current, output, I_O	15 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A :	
C-suffix	0°C to 70°C
I-suffix	-40°C to 85°C
M-suffix	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, DB, P, or PW package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TLC555C, TLC555I, TLC555M, TLC555Y LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

NOTE 1: All voltage values are with respect to network GND.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
DB or PW	525 mW	4.2 mW/°C	336 mW	273 mW	105 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{DD}		2	15	V
Operating free-air temperature range, T_A	TLC555C	0	70	°C
	TLC555I	-40	85	
	TLC555M	-55	125	

TLC555C, TLC555I, TLC555M, TLC555Y

LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

electrical characteristics at specified free-air temperature, $V_{DD} = 2\text{ V}$ for TLC555C, $V_{DD} = 3\text{ V}$ for TLC555I

PARAMETER	TEST CONDITIONS	T_A †	TLC555C			TLC555I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IT} Threshold voltage		25°C	0.95	1.33	1.65	1.6		2.4	V
		Full range	0.85		1.75	1.5		2.5	
I_{IT} Threshold current		25°C		10			10		pA
		MAX		75			150		
$V_{I(TRIG)}$ Trigger voltage		25°C	0.4	0.67	0.95	0.71	1	1.29	V
		Full range	0.3		1.05	0.61		1.39	
$I_{I(TRIG)}$ Trigger current		25°C		10			10		pA
		MAX		75			150		
$V_{I(RESET)}$ Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	V
		Full range	0.3		2	0.3		1.8	
$I_{I(RESET)}$ Reset current		25°C		10			10	pA	
		MAX		75			150		
Control voltage (open circuit) as a percentage of supply voltage		MAX		66.7%			66.7%		
Discharge switch on-stage voltage	$I_{OL} = 1\text{ mA}$	25°C		0.03	0.2		0.03	0.2	V
		Full range			0.25			0.375	
Discharge switch off-stage current		25°C		0.1			0.1		nA
		MAX		0.5			120		
V_{OH} High-level output voltage	$I_{OH} = -300\text{ }\mu\text{A}$	25°C	1.5	1.9		1.5	1.9		V
		Full range	1.5			2.5			
V_{OL} Low-level output voltage	$I_{OL} = 1\text{ mA}$	25°C		0.07	0.3		0.07	0.3	V
		Full range			0.35			0.4	
I_{DD} Supply current	See Note 2	25°C			250			250	μA
		Full range			400			500	

† Full range is 0°C to 70°C for the TLC555C and -40°C to 85°C for the TLC555I. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

TLC555C, TLC555I, TLC555M, TLC555Y LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLC555C			TLC555I			TLC555M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IT} Threshold voltage		25°C	2.8	3.3	3.8	2.8	3.3	3.8	2.8	3.3	3.8	V
		Full range	2.7		3.9	2.7		3.9	2.7		3.9	
I_{IT} Threshold current		25°C	10			10			10			pA
		MAX	75			150			5000			
$V_{I(TRIG)}$ Trigger voltage		25°C	1.36	1.66	1.96	1.36	1.66	1.96	1.36	1.66	1.96	V
		Full range	1.26		2.06	1.26		2.06	1.26		2.06	
$I_{I(TRIG)}$ Trigger current		25°C	10			10			10			pA
		MAX	75			150			5000			
$V_{I(RESET)}$ Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	V
		Full range	0.3		1.8	0.3		1.8	0.3		1.8	
$I_{I(RESET)}$ Reset current		25°C	10			10			10			pA
		MAX	75			150			5000			
Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%			66.7%			66.7%			
Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$	25°C	0.14		0.5	0.14		0.5	0.14		0.5	V
		Full range			0.6			0.6			0.6	
Discharge switch off-state current		25°C	0.1			0.1			0.1			nA
		MAX	0.5			120			120			
V_{OH} High-level output voltage	$I_{OH} = -1\text{ mA}$	25°C	4.1	4.8		4.1	4.8		4.1	4.8		V
		Full range	4.1			4.1			4.1			
V_{OL} Low-level output voltage	$I_{OL} = 8\text{ mA}$	25°C	0.21		0.4	0.21		0.4	0.21		0.4	V
		Full range			0.5			0.5			0.6	
	$I_{OL} = 5\text{ mA}$	25°C	0.13		0.3	0.13		0.3	0.13		0.3	
		Full range			0.4			0.4			0.45	
	$I_{OL} = 3.2\text{ mA}$	25°C	0.08		0.3	0.08		0.3	0.08		0.3	
		Full range			0.35			0.35			0.4	
I_{DD} Supply current	See Note 2	25°C	170		350	170		350	170		350	μA
		Full range			500			600			700	

† Full range is 0°C to 70°C for the TLC555C, –40°C to 85°C for the TLC555I, and –55°C to 125°C for the TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

TLC555C, TLC555I, TLC555M, TLC555Y

LinCMOS™ TIMERS

SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

electrical characteristics at specified free-air temperature, $V_{DD} = 15\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLC555C			TLC555I			TLC555M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IT} Threshold voltage		25°C	9.45	10	10.55	9.45	10	10.55	9.45	10	10.55	V
		Full range	9.35		10.65	9.35		10.65	9.35		10.65	
I_{IT} Threshold current		25°C	10			10			10			pA
		MAX	75			150			5000			
$V_{I(TRIG)}$ Trigger voltage		25°C	4.65	5	5.35	4.65	5	5.35	4.65	5	5.35	V
		Full range	4.55		5.45	4.55		5.45	4.55		5.45	
$I_{I(TRIG)}$ Trigger current		25°C	10			10			10			pA
		MAX	75			150			5000			
$V_{I(RESET)}$ Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	V
		Full range	0.3		1.8	0.3		1.8	0.3		1.8	
$I_{I(RESET)}$ Reset current		25°C	10			10			10			pA
		MAX	75			150			5000			
Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%			66.7%			66.7%			
Discharge switch on-state voltage	$I_{OL} = 100\text{ mA}$	25°C	0.77		1.7	0.77		1.7	0.77		1.7	V
		Full range			1.8			1.8			1.8	
Discharge switch off-state current		25°C	0.1			0.1			0.1			nA
		MAX	0.5			120			120			
V_{OH} High-level output voltage	$I_{OH} = -10\text{ mA}$	25°C	12.5	14.2		12.5	14.2		12.5	14.2		V
		Full range	12.5			12.5			12.5			
	$I_{OH} = -5\text{ mA}$	25°C	13.5	14.6		13.5	14.6		13.5	14.6		
		Full range	13.5			13.5			13.5			
	$I_{OH} = -1\text{ mA}$	25°C	14.2	14.9		14.2	14.9		14.2	14.9		
		Full range	14.2			14.2			14.2			
V_{OL} Low-level output voltage	$I_{OL} = 100\text{ mA}$	25°C	1.28		3.2	1.28		3.2	1.28		3.2	V
		Full range			3.6			3.7			3.8	
	$I_{OL} = 50\text{ mA}$	25°C	0.63		1	0.63		1	0.63		1	
		Full range			1.3			1.4			1.5	
	$I_{OL} = 10\text{ mA}$	25°C	0.12		0.3	0.12		0.3	0.12		0.3	
		Full range			0.4			0.4			0.45	
I_{DD} Supply current	See Note 2	25°C	360	600		360	600		360	600	μA	
		Full range	800			900			1000			

† Full range is 0°C to 70°C for TLC555C, -40°C to 85°C for TLC555I, and -55°C to 125°C for TLC555M. For conditions shown as MAX, use the appropriate value specified in the recommended operating conditions table.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

operating characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Initial error of timing interval‡	$V_{DD} = 5\text{ V to }15\text{ V}$, $R_A = R_B = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C_T = 0.1\text{ }\mu\text{F}$, See Note 3		1%	3%	
Supply voltage sensitivitiy of timing interval			0.1	0.5	%/V
t_r Output pulse rise time	$R_L = 10\text{ M}\Omega$, $C_L = 10\text{ pF}$		20	75	ns
t_f Output pulse fall time			15	60	
f_{max} Maximum frequency in astable mode	$R_A = 470\text{ }\Omega$, $C_T = 200\text{ pF}$, $R_B = 200\text{ }\Omega$, See Note 3	1.2	2.1		MHz

‡ Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

NOTE 3: R_A , R_B , and C_T are as defined in Figure 1.



electrical characteristics at $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT}	Threshold voltage		2.8	3.3	3.8	V
I_{IT}	Threshold current			10		pA
$V_I(\text{TRIG})$	Trigger voltage		1.36	1.66	1.96	V
$I_I(\text{TRIG})$	Trigger current			10		pA
$V_I(\text{RESET})$	Reset voltage		0.4	1.1	1.5	V
$I_I(\text{RESET})$	Reset current			10		pA
	Control voltage (open circuit) as a percentage of supply voltage			66.7%		
	Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$		0.14	0.5	V
	Discharge switch off-state current			0.1		nA
V_{OH}	High-level output voltage	$I_{OH} = -1\text{ mA}$	4.1	4.8		V
V_{OL}	Low-level output voltage	$I_{OL} = 8\text{ mA}$		0.21	0.4	V
		$I_{OL} = 5\text{ mA}$		0.13	0.3	
		$I_{OL} = 3.2\text{ mA}$		0.08	0.3	
I_{DD}	Supply current	See Note 2		170	350	μA

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

TYPICAL CHARACTERISTICS

**DISCHARGE SWITCH ON-STATE RESISTANCE
 vs
 FREE-AIR TEMPERATURE**





Figure 1

**PROPAGATION DELAY TIMES TO DISCHARGE
 OUTPUT FROM TRIGGER AND THRESHOLD
 SHORTED TOGETHER
 vs
 SUPPLY VOLTAGE**




† The effects of the load resistance on these values must be taken into account separately.

Figure 2

TLC555C, TLC555I, TLC555M, TLC555Y LinCMOS™ TIMERS


SLFS043 – SEPTEMBER 1983 – REVISED OCTOBER 1993

APPLICATION INFORMATION



Pin numbers shown are for all packages except the FK package.

CIRCUIT



TRIGGER AND THRESHOLD VOLTAGE WAVEFORM

Figure 3. Astable Operation

Connecting TRIG to THRES, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor C_T charges through R_A and R_B to the trigger voltage level (approximately $0.67 V_{DD}$) and then discharges through R_B only to the value of the threshold voltage level (approximately $0.33 V_{DD}$). The output is high during the charging cycle ($t_{c(H)}$) and low during the discharge cycle ($t_{c(L)}$). The duty cycle is controlled by the values of R_A , R_B , and C_T as shown in the equations below.

$$t_{c(H)} \approx C_T (R_A + R_B) \ln 2 \quad (\ln 2 = 0.693)$$

$$t_{c(L)} \approx C_T R_B \ln 2$$

$$\text{Period} = t_{c(H)} + t_{c(L)} \approx C_T (R_A + 2R_B) \ln 2$$

$$\text{Output driver duty cycle} = \frac{t_{c(L)}}{t_{c(H)} + t_{c(L)}} \approx 1 - \frac{R_B}{R_A + 2R_B}$$

$$\text{Output waveform duty cycle} = \frac{t_{c(H)}}{t_{c(H)} + t_{c(L)}} \approx \frac{R_B}{R_A + 2R_B}$$

The 0.1- μF capacitor at CONT in Figure 3 decreases the period by about 10%.

The formulas shown above do not allow for any propagation delay times from the TRIG and THRES inputs to DISCH. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the internal on-state resistance r_{on} during discharge adds to R_B to provide another source of timing error in the calculation when R_B is very low or r_{on} is very high.

APPLICATION INFORMATION

The equations below provide better agreement with measured values.

$$t_{c(H)} = C_T (R_A + R_B) \ln \left[3 - \exp \left(\frac{-t_{PLH}}{C_T (R_B + r_{on})} \right) \right] + t_{PLH}$$

$$t_{c(L)} = C_T (R_B + r_{on}) \ln \left[3 - \exp \left(\frac{-t_{PHL}}{C_T (R_A + R_B)} \right) \right] + t_{PHL}$$

These equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between $\ln 2$ at low frequencies and $\ln 3$ at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted with good results. Duty cycles less than 50% $\frac{t_{c(H)}}{t_{c(H)} + t_{c(L)}}$ require that $\frac{t_{c(H)}}{t_{c(L)}} < 1$ and possibly $R_A \leq r_{on}$. These conditions can be difficult to obtain.

In monostable applications, the trip point on TRIG can be set by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage from a resistor divider with at least 500- μ A bias provides good results.

TLC556C, TLC556I, TLC556M, TLC556Y DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

- **Very Low Power Consumption . . . 2 mW Typ at $V_{DD} = 5\text{ V}$**
- **Capable of Operation in Astable Mode**
- **CMOS Output Capable of Swinging Rail to Rail**
- **High Output-Current Capability**
Sink 100 mA Typ
Source 10 mA Typ
- **Output Fully Compatible With CMOS, TTL, and MOS**
- **Low Supply Current Reduces Spikes During Output Transitions**
- **Single-Supply Operation From 2 V to 15 V**
- **Functionally interchangeable With the NE556; Has Same Pinout**

description

The TLC556 series are monolithic timing circuits fabricated using the TI LinCMOS™ process, which provides full compatibility with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Accurate time delays and oscillations are possible with smaller, less-expensive timing capacitors than the NE556 because of the high input impedance. Power consumption is low across the full range of power supply voltages.

Like the NE556, the TLC556 has a trigger level approximately one-third of the supply voltage and a threshold level approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset input can override all other inputs and can be used to initiate a new timing cycle. If the reset input is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal and ground.


While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC556 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE556.

These devices have internal electrostatic-discharge (ESD) protection circuits that prevent catastrophic failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015. However, care should be exercised in handling these devices, as exposure to ESD may result in degradation of the device parametric performance.


All unused inputs should be tied to an appropriate logic level to prevent false triggering.

The TLC556C is characterized for operation from 0°C to 70°C. The TLC556I is characterized for operation from -40°C to 85°C. The TLC556M is characterized for operation over the full military temperature range of -55°C to 125°C.

1, 0H N PACKAGE



PACKAGE



NC—No internal connection

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

TLC556C, TLC556I, TLC556M, TLC556Y DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

AVAILABLE OPTIONS

TA RANGE	VDD RANGE	PACKAGE				CHIP FORM (Y)
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	
0°C to 70°C	2 V to 18 V	TLC556CD			TLC556CN	TLC556Y
-40°C to 85°C	3 V to 18 V	TLC556ID			TLC556IN	
-55°C to 125°C	5 V to 18 V	TLC556MD	TLC556MFK	TLC556MJ	TLC556MN	


The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC556CDR).

FUNCTION TABLE

RESET VOLTAGE†	TRIGGER VOLTAGE†	THRESHOLD VOLTAGE†	OUTPUT	DISCHARGE SWITCH
< MIN	Irrelevant	Irrelevant	L	On
> MAX	< MIN	Irrelevant	H	Off
>MAX	>MAX	>MAX	L	On
> MAX	> MAX	< MIN	As previously established	

† For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.

functional block diagram (each timer)



RESET can override TRIG and THRES.
TRIG can override THRES.


Pin numbers shown are for the D, J, or N packages.

TLC556C, TLC556I, TLC556M, TLC556Y DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

TLC556Y chip information

These chips, properly assembled, display characteristics similar to the TLC556 (see electrical table). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



TLC556C, TLC556I, TLC556M, TLC556Y

DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

	TLC556C	TLC556I	TLC556M	UNIT
Supply voltage, V_{DD} (see Note 1)	18	18	18	V
Input voltage range, V_I	-0.3 to V_{DD}	-0.3 to V_{DD}	-0.3 to V_{DD}	V
Sink current, discharge or output	150	150	150	mA
Source current, output	15	15	15	mA
Continuous total power dissipation	See Dissipation Rating Table			
Operating free-air temperature range	0 to 70	-40 to 85	-55 to 125	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package		260	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package		300	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package	260	260	

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW	N/A

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V_{DD}	2	15	V
Operating free-air temperature range, T_A	TLC556C	0	70
	TLC556I	-40	85
	TLC556M	-55	125

TLC556C, TLC556I, TLC556M, TLC556Y DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

electrical characteristics at specified free-air temperature, $V_{DD} = 2\text{ V}$ for TLC556C, $V_{DD} = 3\text{ V}$ for TLC556I

PARAMETER	TEST CONDITIONS	T _A †	TLC556C			TLC556I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _T Threshold voltage		25°C	0.95	1.33	1.65	1.6	2	2.4	V
		Full range	0.85		1.75	1.5		2.5	
I _T Threshold current		25°C	10			10			pA
		MAX	75			150			
V _{trigger} Trigger voltage		25°C	0.4	0.67	0.95	0.71	1	1.29	V
		Full range	0.3		1.05	0.61		1.39	
I _{trigger} Trigger current		25°C	10			10			pA
		MAX	75			150			
V _{reset} Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	V
		Full range	0.3		1.8	0.3		1.8	
I _{reset} Reset current		25°C	10			10			pA
		MAX	75			150			
Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%			66.7%			
Discharge switch on-state voltage	I _{OL} = 1 mA	25°C	0.04	0.2		0.03	0.2		V
		Full range		0.25			0.375		
Discharge switch off-state current		25°C	0.1			0.1			nA
		MAX	0.5			120			
V _{OH} High-level output voltage	I _{OH} = -300 μA	25°C	1.5	1.9		1.5	1.9		V
		Full range	1.5			2.5			
V _{OL} Low-level output voltage	I _{OL} = 1 mA	25°C	0.07	0.3		0.07	0.3		V
		Full range		0.35			0.4		
I _{DD} Supply current	See Note 2	25°C	130	500		130	500		μA
		Full range		800			1000		

† Full range is 0°C to 70°C for TLC556C and -40°C to 85°C for TLC556I.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

TLC556C, TLC556I, TLC556M, TLC556Y

DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$

PARAMETER	TEST CONDITIONS	T_A †	TLC556C			TLC556I			TLC556M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_T Threshold voltage		25°C	2.8	3.3	3.8	2.8	3.3	3.8	2.8	3.3	3.8	V
		Full range	2.7		3.9	2.7		3.9	2.7		3.9	
I_T Threshold current		25°C	10			10			10			pA
		MAX	75			150			5000			
$V_{trigger}$ Trigger voltage		25°C	1.36	1.66	1.96	1.36	1.66	1.96	1.36	1.66	1.96	V
		Full range	1.26		2.06	1.26		2.06	1.26		2.06	
$I_{trigger}$ Trigger current		25°C	10			10			10			pA
		MAX	75			150			5000			
V_{reset} Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	V
		Full range	0.3		1.8	0.3		1.8	0.3		1.8	
I_{reset} Reset current		25°C	10			10			10			pA
		MAX	75			150			5000			
Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%			66.7%			66.7%			
Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$	25°C	0.15		0.5	0.15		0.5	0.15		0.5	V
		Full range			0.6			0.6			0.6	
Discharge switch off-state current		25°C	0.1			0.1			0.1			nA
		MAX	0.5			2			120			
V_{OH} High-level output voltage	$I_{OH} = -1\text{ mA}$	25°C	4.1	4.8		4.1	4.8		4.1	4.8		V
		Full range	4.1			4.1			4.1			
V_{OL} Low-level output voltage	$I_{OL} = 8\text{ mA}$	25°C	0.21		0.4	0.21		0.4	0.21		0.4	V
		Full range			0.5			0.5			0.6	
	$I_{OL} = 5\text{ mA}$	25°C	0.13		0.3	0.13		0.3	0.13		0.3	
		Full range			0.4			0.4			0.45	
	$I_{OL} = 3.2\text{ mA}$	25°C	0.08		0.3	0.08		0.3	0.08		0.3	
		Full range			0.35			0.35			0.4	
I_{DD} Supply current	See Note 2	25°C	340			340			340			μA
		Full range	1000			1200			1400			

† Full range is 0°C to 70°C for TLC556C, -40°C to 85°C for TLC556I, and -55°C to 125°C for TLC556M.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or to TRIG.

TLC556C, TLC556I, TLC556M, TLC556Y DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

electrical characteristics at specified free-air temperature, $V_{DD} = 15\text{ V}$

PARAMETER		TEST CONDITIONS	T_A †	TLC555C			TLC555I			TLC555M			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_T	Threshold voltage		25°C	9.45	10	10.55	9.45	10	10.55	9.45	10	10.55	V
			Full range	9.35		10.65	9.35		10.65	9.35		10.65	
I_T	Threshold current		25°C		10			10			10	pA	
			MAX		75			150			5000		
V_{trigger}	Trigger voltage		25°C	4.65	5	5.35	4.65	5	5.35	4.65	5	5.35	V
			Full range	4.55		5.45	4.55		5.45	4.55		5.45	
I_{trigger}	Trigger current		25°C		10			10			10	pA	
			MAX		75			150			5000		
V_{reset}	Reset voltage		25°C	0.4	1.1	1.5	0.4	1.1	1.5	0.4	1.1	1.5	V
			Full range	0.3		1.8	0.3		1.8	0.3		1.8	
I_{reset}	Reset current		25°C		10			10			10	pA	
			MAX		75			150			5000		
	Control voltage (open circuit) as a percentage of supply voltage		MAX	66.7%			66.7%			66.7%			
	Discharge switch on-state voltage	$I_{OL} = 100\text{ mA}$	25°C		0.8	1.7		0.8	1.7		0.8	1.7	V
			Full range			1.8			1.8			1.8	
	Discharge switch off-state current		25°C		0.1			0.1			0.1	nA	
			MAX		0.5			2			120		
V_{OH}	High-level output voltage	$I_{OH} = -10\text{ mA}$	25°C	12.5	14.2		12.5	14.2		12.5	14.2	V	
			Full range	12.5			12.5			12.5			
		$I_{OH} = -5\text{ mA}$	25°C	13.5	14.6		13.5	14.6		13.5	14.6		
			Full range	13.5			13.5			13.5			
		$I_{OH} = -1\text{ mA}$	25°C	14.2	14.9		14.2	14.9		14.2	14.9		
			Full range	14.2			14.2			14.2			
V_{OL}	Low-level output voltage	$I_{OL} = 100\text{ mA}$	25°C		1.28	3.2		1.28	3.2		1.28	3.2	V
			Full range			3.6			3.7			3.8	
		$I_{OL} = 50\text{ mA}$	25°C		0.63	1		0.63	1		0.63	1	
			Full range			1.3			1.4			1.5	
		$I_{OL} = 10\text{ mA}$	25°C		0.12	0.3		0.12	0.3		0.12	0.3	
			Full range			0.4			0.4			0.45	
I_{DD}	Supply current	See Note 2	25°C		0.72	1.2		0.72	1.2		0.72	1.2	μA
			Full range			1.6			1.8			2	

† Full range is 0°C to 70°C for TLC556C, -40°C to 85°C for TLC556I, and -55°C to 125°C for TLC556M.

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.



TLC556C, TLC556I, TLC556M, TLC556Y

DUAL LINCMOS™ TIMERS

SLFS047 – FEBRUARY 1984 – REVISED FEBRUARY 1992

electrical characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_T	Threshold voltage		2.8	3.3	3.8	V
I_T	Threshold current			10		pA
V_{trigger}	Trigger voltage		1.36	1.66	1.96	V
I_{trigger}	Trigger current			10		pA
V_{reset}	Reset voltage		0.4	1.1	1.5	V
I_{reset}	Reset current			10		pA
	Discharge switch on-state voltage	$I_{OL} = 10\text{ mA}$		0.15	0.5	V
	Discharge switch off-state current			0.1		nA
V_{OH}	High-level output voltage	$I_{OH} = -1\text{ mA}$	4.1	4.8		V
V_{OL}	Low-level output voltage	$I_{OL} = 8\text{ mA}$		0.21	0.4	V
		$I_{OL} = 5\text{ mA}$		0.13	0.3	
		$I_{OL} = 2.1\text{ mA}$		0.08	0.3	
I_{DD}	Supply current	See Note 2		3.40	700	μA

NOTE 2: These values apply for the expected operating configurations in which THRES is connected directly to DISCH or TRIG.

operating characteristics, $V_{DD} = 5\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Initial error of timing interval †	$V_{DD} = 5\text{ V to }15\text{ V}$, $R_A = R_B = 1\text{ k}\Omega$ to $100\text{ k}\Omega$		1%	3%	
Supply voltage sensitivity of timing interval	$C_T = 0.1\text{ }\mu\text{F}$, See Note 3		0.1	0.5	%/V
t_r	$R_L = 10\text{ M}\Omega$, $C_L = 10\text{ pF}$		20	75	ns
t_f			15	60	
f_{max}	$R_A = 470\text{ }\Omega$, $C_T = 200\text{ pF}$, $R_B = 200\text{ }\Omega$, See Note 3	1.2	2.1		MHz

† Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

NOTE 3: R_A , R_B , and C_T are as defined in Figure 3.

TYPICAL CHARACTERISTICS

DISCHARGE SWITCH ON-STATE RESISTANCE
 vs
 FREE-AIR TEMPERATURE





Figure 1


PROPAGATION DELAY TIMES TO DISCHARGE
 OUTPUT FROM TRIGGER AND THRESHOLD
 SHORTED TOGETHER
 vs
 SUPPLY VOLTAGE




‡ The effects of the load resistance on these values must be taken into account separately.

Figure 2

APPLICATION INFORMATION



CIRCUIT



TRIGGER AND THRESHOLD VOLTAGE WAVEFORM

Figure 3. Astable Operation

Connecting the trigger input to the threshold input, as shown in Figure 3, causes the timer to run as a multivibrator. The capacitor C_T charges through R_A and R_B to the trigger voltage level (approximately $0.67 V_{DD}$) and then discharges through R_B only to the value of the threshold voltage level (approximately $0.33 V_{DD}$). The output is high during the charging cycle (t_H) and low during the discharge cycle (t_L). The duty cycle is controlled by the values of R_A , and R_B , and C_T , as shown in the equations below.

$$t_H \approx C_T (R_A + R_B) \ln 2 \quad (\ln 2 = 0.693)$$

$$t_L \approx C_T R_B \ln 2$$

$$\text{Period} = t_H + t_L \approx C_T (R_A + 2R_B) \ln 2$$

$$\text{Output driver duty cycle} = \frac{t_L}{t_H + t_L} \approx 1 - \frac{R_B}{R_A + 2R_B}$$

$$\text{Output waveform duty cycle} = \frac{t_H}{t_H + t_L} \approx \frac{R_B}{R_A + 2R_B}$$

The 0.1- μF capacitor at CONT in Figure 3 decreases the period by about 10%.

The formulas shown above do not allow for any propagation delay from the trigger and threshold inputs to the discharge output. These delay times add directly to the period and create differences between calculated and actual values that increase with frequency. In addition, the discharge output resistance r_{on} adds to R_B to provide another source of error in the calculation when R_B is very low or r_{on} is very high.

The equations below provide better agreement with measured values.

$$t_H = C_T (R_A + R_B) \ln \left[3 - \exp \left(\frac{-t_{PLH}}{C_T (R_B + r_{on})} \right) \right] + t_{PHL}$$

$$t_L = C_T (R_B + r_{on}) \ln \left[3 - \exp \left(\frac{-t_{PHL}}{C_T (R_A + R_B)} \right) \right] + t_{PLH}$$

APPLICATION INFORMATION

The preceding equations and those given earlier are similar in that a time constant is multiplied by the logarithm of a number or function. The limit values of the logarithmic terms must be between $\ln 2$ at low frequencies and $\ln 3$ at extremely high frequencies. For a duty cycle close to 50%, an appropriate constant for the logarithmic terms can be substituted with good results. Duty cycles less than 50% $\frac{t_H}{t_H + t_L}$ will require that $\frac{t_H}{t_L} < 1$ and possibly $R_A \leq r_{on}$. These conditions can be difficult to obtain.


In monostable applications, the trip point of the trigger input can be set by a voltage applied to CONT. An input voltage between 10% and 80% of the supply voltage from a resistor divider with at least 500- μ A bias provides good results.

TLS1233 VIDEO PREAMPLIFIER SYSTEM

SLVS126C – JULY 1995 – REVISED JUNE 1996

- Wide Bandwidth . . . Typ 100 MHz at –3 dB
- Three Channels
- 0 V to 4 V, Digital Level-Contrast Control
- 0 V to 4 V, Digital Level-Gain Adjust Control
- 20-Pin Plastic DIP for Small PCB Area Required
- Fewer Peripheral Components Required Than for LM1203 Applications
- Independent CLAMP(+) Adjustment to Each Channel

**N PACKAGE
(TOP VIEW)**




description

The TLS1233 is a 100-MHz wide-band video preamplifier system intended for mid-to-high-resolution RGB (red-green-blue) color monitors. Each video amplifier (R, G, and B) contains a gain set for adjusting maximum system gain ($A_V = 7.8$ V/V). The TLS1233 provides digital level-operated contrast, brightness, and gain adjustment control. All the control inputs offer high input impedance and an operation range from 0 V to 4 V for easy interface to the serial digital buses. Provided in a 20-pin plastic dual-in-line package (DIP), the TLS1233 integrates most of the external components required to accommodate the video system.

The TLS1233 operates from a 12-V supply and contains an internal input bias voltage. Also, the TLS1233 contains the feedback resistor required between output and CLAMP(–) for dc level holding. The device is characterized for operation from 0°C to 70°C.

functional block diagram




TLS1233 VIDEO PREAMPLIFIER SYSTEM

SLVS126C – JULY 1995 – REVISED JUNE 1996

TLS1233Y chip information

This chip, when properly assembled, displays characteristics similar to the TLS1233. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	13.5 V
Input voltage range, V _I (see Note 1)	0 V to V _{CC}
Video output current, I _O (per channel)	28 mA
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	1.87 W
Operating virtual junction temperature range, T _J	-55°C to 150°C
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All V_{CC} terminals must be externally wired together to prevent internal damage during V_{CC} power-on/-off cycles.
2. For operation above 25°C free-air temperature, derate linearly from 1.87 W (T_A = 25°C) to 1.2 W (T_A = 70°C). This equates to a derating factor of 15 mW/°C.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC1} and V_{CC2}		11	12	13	V
High-level input voltage range, CLAMP GATE, V_{IH}	Clamp comparators off	2.4		5	V
Low-level input voltage range, CLAMP GATE, V_{IL}	Clamp comparators on	0		0.8	V
Operating free-air temperature, T_A		0		70	°C

electrical characteristics at 25°C free-air temperature range, CLAMP GATE = 0 V, CLAMP(+) = 2 V, CONTRAST = R,G,B GAIN ADJUST = 4 V, $V_{CC1} = V_{CC2} = 12$ V (see Figure 2) (unless otherwise noted)

PARAMETER	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC} Supply current		$V_{CC1} + V_{CC2}$		84	94	mA
V_{ref} Video input reference voltage		Measure R/G/B video input	2.1	2.3	2.5	V
I_I Contrast and R,G,B GAIN ADJUST input current		Measure CONTRAST, R/G/B GAIN ADJUST		-0.5	-10	μA
I_{IL} Clamp gate low input current		CLAMP GATE = 0 V		-0.5	-2.4	μA
I_{IH} Clamp gate high input current		CLAMP GATE = 12 V		0.005	1	μA
Clamp capacitor charge current	$I_{K(chg)}$	R,G,B CLAMP CAP = 0 V		1		mA
Clamp capacitor discharge current	$I_{K(dschg)}$	R,G,B CLAMP CAP = 5 V		-1		mA
V_{OL} Low-level output voltage		R,G,B CLAMP CAP = 0 V		0.3		V
V_{OH} High-level output voltage		R,G,B CLAMP CAP = 5 V		7.8		V
$V_{O(diff)}$ Output voltage difference	$V_{O(diff)}$	Between any two channels		±0.5	±50	mV

operating characteristics at 25°C free-air temperature, CLAMP GATE = 0 V, CLAMP(+) = 4 V, CONTRAST = R,G,B GAIN ADJUST = 4 V, $f_I = 10$ kHz, $V_{CC1} = V_{CC2} = 12$ V (unless otherwise noted)

PARAMETER	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$A_{V(max)}$ Maximum voltage amplification	A_{VMAX}	CONTRAST = 4 V, $V_{Ipp} = 700$ mV		7.8		V/V
$A_{V(mid)}$ Midrange voltage amplification	A_{VMID}	CONTRAST = 2 V, $V_{Ipp} = 700$ mV		2		V/V
Contrast voltage for minimum amplification	$V_{CONT-LOW}$	$V_I(pp) = 1$ V, See Note 3		1		V
Amplification match at $A_{V(max)}$	$A_{Vmax(diff)}$	CONTRAST = 4 V, See Note 4		±0.2		dB
Amplification match at $A_{V(mid)}$	$A_{Vmid(diff)}$	CONTRAST = 2 V, See Note 3		±0.2		dB
Amplification match at $A_{V(low)}$	$A_{Vlow(diff)}$	CONTRAST = $V_{CONT-LOW}$, See Note 3 and 4		±0.2		dB
THD Total harmonic distortion		CONTRAST = 1 V, $V_{Ipp} = 1$ V		0.5		%
BW Amplifier bandwidth	BW(-3 dB)	CONTRAST = 4 V, See Notes 5 And 7		100		MHz
Crosstalk attenuation	a_x	CONTRAST = 4 V, $f = 10$ kHz, See Note 6		60		dB
		CONTRAST = 4 V, See Notes 6 or 7 $f = 10$ MHz,		40		dB
Pulse test for rise time	t_r	CONTRAST = 4 V, CLAMP(+) = 2 V, $V_{O(pp)} = 4$ V		3		ns
Pulse test for fall time	t_f	See Notes 5 and 7		4		ns

- NOTES: 3. Determine $V_{CONT-LOW}$ for -40 dB attenuation of output. Reference to $A_{V(max)}$.
 4. Measure gain difference between any two amplifiers, $V_I(pp) = 1$ V.
 5. Adjust input frequency from 10 kHz ($A_{V(max)}$ reference level) to the -3-dB corner frequency ($f - 3$ dB). $V_I(pp) = 700$ mV.
 6. $V_I(pp) = 700$ mV at $f = 10$ kHz to any amplifier. Measure output levels of the other two undriven amplifiers relative to driven amplifier.
 7. A special text fixture without a socket and a double-sided full-ground-plane PC board are required.

TLS1233 VIDEO PREAMPLIFIER SYSTEM

SLVS126C – JULY 1995 – REVISED JUNE 1996

PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuit

APPLICATION INFORMATION



† Minimum pulse width: 300 ns

Figure 2. Application Circuit

TLS1255
VIDEO PREAMPLIFIER SYSTEM
WITH ON-SCREEN DISPLAY (OSD) MIXER
 SLVS142 – DECEMBER 1996

- **Wide Bandwidth . . . Typ 100 MHz at –3 dB**
- **Color Saturation Control Features**
- **Digital Level Control (0 V to 4 V) for Contrast, Color, and Brightness**
- **Mixer Function for OSD Applications**
- **Blanking Function for On-Screen Display (OSD) Applications**
- **Fewer Peripheral Components Required**
- **Low-Impedance Output Driver**

description

The TLS1255 is a wide-band video preamplifier system intended for high-resolution red-green-blue (RGB) color monitors with color-saturation control features. The saturation of a color refers to the degree of chroma or purity, or the degree of freedom from admixture with white. In addition to the RGB preamplifier function, the TLS1255 provides color-saturation control and gain control at the video system outputs. Each video amplifier (R, G, and B) contains a gain set for adjusting maximum system gain ($A_V = 6$ dB). The TLS1255 provides a digital level-operated contrast, brightness, color, and gain adjustment. The video-output stages from TLS1255 directly drive CRT power amplifiers.

The system has been designed to operate from a 12-V supply with all digital level controls operating over a 0-V to 4-V range to make the interface to serial digital buses possible. The TLS1255 also contains a blanking circuit that clamps the video output voltage to within 0.2 V of ground. The mixer circuit required for the OSD application is also integrated into the TLS1255, which makes the design of video boards and other applications easier.

The TLS1255 is characterized for operation from 0°C to 70°C.


		N PACKAGE (TOP VIEW)			
R_OSD_IN	1	28	OSD_ADJUST		
G_OSD_IN	2	27	R_GAIN_ADJUST		
B_OSD_IN	3	26	R_CLAMP(+)		
R_VIDEO_IN	4	25	R_VIDEO_OUT		
R_CLAMP_CAP	5	24	G_GAIN_ADJUST		
G_VIDEO_IN	6	23	V _{CC2}		
GND	7	22	G_VIDEO_OUT		
G_CLAMP_CAP	8	21	G_CLAMP(+)		
B_VIDEO_IN	9	20	B_VIDEO_OUT		
B_CLAMP_CAP	10	19	B_GAIN_ADJUST		
V _{CC1}	11	18	GND		
CONTRAST	12	17	BLANKING		
COLOR	13	16	OSD_BLANKING		
CLAMP_GATE	14	15	B_CLAMP(+)		

TLS1255
VIDEO PREAMPLIFIER SYSTEM
WITH ON-SCREEN DISPLAY (OSD) MIXER

SLVS142 – DECEMBER 1996

TLS1255Y chip information

This chip, when properly assembled, displays characteristics similar to the TLS1255. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold silicon preform.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	13.5 V
Input voltage range, V_I (see Note 1)	0 V to V_{CC}
Video output current, I_O (per channel)	28 mA
Total power dissipation at (or below) 25°C free-air temperature (see Note 2)	2.37 W
Operating virtual junction temperature range, T_J	150°C
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range, T_{stg}	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All V_{CC} terminals must be externally wired together to prevent internal damage during V_{CC} power-on/-off cycles.
 2. For operation above 25°C free-air temperature, derate linearly to 1.52 W at the rate of 19 mW/°C.

TLS1255
VIDEO PREAMPLIFIER SYSTEM
WITH ON-SCREEN DISPLAY (OSD) MIXER
SLVS142 – DECEMBER 1996

recommended operating conditions

	MIN	NOM	MAX	UNIT	
Supply voltage, V_{CC1} and V_{CC2}	11	12	13	V	
High-level input voltage range, $\overline{\text{CLAMP GATE}}$, V_{IH}	Clamp comparators off		2.4	5	V
Low-level input voltage range, $\overline{\text{CLAMP GATE}}$, V_{IL}	Clamp comparators on		0	0.8	V
High-level input voltage range, $\overline{\text{BLANKING}}$, V_{IH}	Blanking circuit inactive		2.4	5	V
Low-level input voltage range, $\overline{\text{BLANKING}}$, V_{IL}	Blanking circuit active		0	0.8	V
High-level input voltage range, $\overline{\text{OSD BLANKING}}$, V_{IH}	OSD Blanking circuit inactive		2.4	5	V
Low-level input voltage range, $\overline{\text{OSD BLANKING}}$, V_{IL}	OSD Blanking circuit active		0	0.8	V
Operating free-air temperature, T_A	0		70	°C	

electrical characteristics at 25°C free-air temperature range, $\overline{\text{CLAMP GATE}} = \text{COLOR} = 0$ V; R,G,B CLAMP(+) = 2 V; $\overline{\text{BLANKING}} = \overline{\text{OSD BLANKING}} = 4$ V; CONTRAST = R, G, B GAIN ADJUST = 4 V; $V_{CC1} = V_{CC2} = 12$ V (unless otherwise noted)

PARAMETER	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC} Supply current		$V_{CC1} + V_{CC2}$		110	130	mA
V_{ref} Video input reference voltage		Measure R,G,B VIDEO_IN voltage	1.6	1.8	2.1	V
I_{IL} $\overline{\text{CLAMP GATE}}$ low input current		$\overline{\text{CLAMP GATE}} = 0$ V	-0.5		-8	μA
I_{IH} $\overline{\text{CLAMP GATE}}$ high input current		$\overline{\text{CLAMP GATE}} = 12$ V		0.005	1	μA
Clamp-capacitor charge current	$I_{K(chg)}$	R,G,B CLAMP CAP = 0 V		850		μA
Clamp-capacitor discharge current	$I_{K(dschg)}$	R,G,B CLAMP CAP = 5 V	-850			μA
V_{OL} Low-level output voltage		R,G,B CLAMP CAP = 0 V		0.2	0.6	V
V_{OH} High-level output voltage		R,G,B CLAMP CAP = 5 V	6.7	7.6		V
Video output blanked voltage	$V_{O(BLANK)}$	$\overline{\text{BLANKING}} = 0$ V; R,G,B CLAMP(+) = 3 V		0.2	0.35	V
High-level output voltage, OSD	$V_{O(OSD BLANK)}$	$\overline{\text{OSD BLANKING}} = 0$ V, $V_{O(PP)(OSD)} = 4$ V			0.8	V
Output voltage difference	V_{ODIFF}	Between any two channels			50	mV
Spot-killer voltage	V_{SPOT}	V_{CC} adjusted to active	8.2		10.3	V

TLS1255
VIDEO PREAMPLIFIER SYSTEM
WITH ON-SCREEN DISPLAY (OSD) MIXER


SLVS142 – DECEMBER 1996

operating characteristics at 25°C free-air temperature, **CLAMP GATE = COLOR = 0 V; R,G,B CLAMP(+) = 2 V, BLANKING = OSD BLANKING = 4 V; CONTRAST = R,G,B GAIN ADJUST = 4 V; VCC1 = VCC2 = 12 V (unless otherwise noted)**

PARAMETER	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
A _{v(max)} (CONTRAST) Maximum voltage amplification	A _{vMAX} (cont)	CONTRAST = 4 V, COLOR = 0 V, V _{I(PP)} = 700 mV		7.6		V/V
		CONTRAST = 4 V, COLOR = 4 V, V _{I(PP)} = 700 mV		7.6		V/V
t _r (video) Rise time, video output	T _r (video)	V _{O(PP)} = 4 V		3.5		ns
t _f (video) Fall time, video output	T _f (video)	V _{O(PP)} = 4 V		3.5		ns
t _r (BLANK) Rise time, blank output	T _r (BLANK)	BLANKING = 0 V, Blanking output V _{I(PP)} = 1 V		7		ns
t _f (BLANK) Fall time, blank output	T _f (BLANK)	BLANKING = 0 V, Blanking output V _{O(PP)} = 1 V		7		ns
t _r (OSD_BLANK) Rise time, OSD blank output	T _r (OSD BLANK)	OSD_BLANKING = 0 V; OSD_ADJUST = 0 V		7		ns
t _f (OSD_BLANK) Fall time, OSD blank output	T _f (OSD BLANK)	OSD_BLANKING = 0 V; OSD_ADJUST = 0 V		7		ns
t _r (OSD_MIXER) Rise time, OSD mixer	T _r (OSD MIXER)	OSD_BLANKING = 0 V; V _{O(PP)} (OSD) = 4 V		7		ns
t _f (OSD_MIXER) Fall time, OSD mixer	T _f (OSD MIXER)	OSD_BLANKING = 0 V; V _{O(PP)} (OSD) = 4 V		7		ns
t _{pd} Propagation delay, video to OSD MIXER	T _{rprop} (OSD)	OSD_BLANKING = 0 V; V _{O(PP)} (OSD) = 4 V		15		ns
	T _{fprop} (OSD)	OSD_BLANKING = 0 V; V _{O(PP)} (OSD) = 4 V		15		ns
BW Bandwidth, amplifier	bw (-3dB)	V _{O(PP)} = 4 V, CLAMP+ = 2 V		100		MHz



APPLICATION INFORMATION



† Minimum pulse width = 300 ns

Figure 1. Application and Test Circuit

μA733C, μA733M DIFFERENTIAL VIDEO AMPLIFIERS

SLFS027A – NOVEMBER 1970 – REVISED MARCH 1993

- 200-MHz Bandwidth
- 250-kΩ Input Resistance
- Selectable Nominal Amplification of 10, 100, or 400
- No Frequency Compensation Required
- Designed to be Interchangeable With Fairchild μA733C and μA733M

description

The uA733 is a monolithic two-stage video amplifier with differential inputs and differential outputs.


Internal series-shunt feedback provides wide bandwidth, low phase distortion, and excellent gain stability. Emitter-follower outputs enable the device to drive capacitive loads, and all stages are current-source biased to obtain high common-mode and supply-voltage rejection ratios.

Fixed differential amplification of 10 V/V, 100 V/V, or 400 V/V may be selected without external components, or amplification may be adjusted from 10 V/V to 400 V/V by the use of a single external resistor connected between 1A and 1B. No external frequency-compensating components are required for any gain option.

The device is particularly useful in magnetic-tape or disc-file systems using phase or NRZ encoding and in high-speed thin-film or plated-wire memories. Other applications include general-purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.


The uA733C is characterized for operation from 0°C to 70°C; the uA733M is characterized for operation over the full military temperature range of –55°C to 125°C.

μA733C . . . D OR N PACKAGE
μA733M . . . J PACKAGE
(TOP VIEW)




NC — No internal connection

μA733M . . . U PACKAGE
(TOP VIEW)




symbol



μ A733C, μ A733M DIFFERENTIAL VIDEO AMPLIFIERS

SLFS027A - NOVEMBER 1970 - REVISED MARCH 1993

schematic



Component values shown are nominal.

Component values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	μ A733C	μ A733M	UNIT
Supply voltage V_{CC+} (see Note 1)	8	8	V
Supply voltage V_{CC-} (see Note 1)	-8	-8	V
Differential input voltage	± 5	± 5	V
Common-mode input voltage	± 6	± 6	V
Output current	10	10	mA
Continuous total power dissipation	See Dissipation Rating Table		
Operating free-air temperature range	0 to 70	-55 to 125	$^{\circ}$ C
Storage temperature range	-65 to 150	-65 to 150	$^{\circ}$ C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J or U package		300
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package		260

† Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential input voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .

μA733C, μA733M DIFFERENTIAL VIDEO AMPLIFIERS

SLFS027A – NOVEMBER 1970 – REVISED MARCH 1993

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	500 mW	N/A	N/A	500 mW	N/A
J (μA733M)	500 mW	11.0 mW/°C	104°C	500 mW	269 mW
N	500 mW	N/A	N/A	500 mW	N/A
U	500 mW	5.4 mW/°C	57°C	430 mW	133 mW

electrical characteristics, $V_{CC\pm} = \pm 6\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	FIGURE	TEST CONDITIONS	GAIN OPTION†	μA733C			μA733M			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
A _{VD}	1	$V_{OD} = 1\text{ V}$	1	250	400	600	300	400	500	V/V
			2	80	100	120	90	100	110	
			3	8	10	12	9	10	11	
BW	2	$R_S = 50\ \Omega$	1	50			50			MHz
			2	90			90			
			3	200			200			
I _{IO}			Any	0.4	5		0.4	3	μA	
I _{IB}			Any	9		30	9	20	μA	
V _{ICR}	1		Any	±1			±1			V
V _{OC}	1		Any	2.4	2.9	3.4	2.4	2.9	3.4	V
V _{OO}	1		1	0.6		1.5	0.6		1.5	V
			2 & 3	0.35		1.5	0.35		1	
V _{OPP}	1		Any	3	4.7		3	4.7	V	
r _i	3	$V_{OD} \leq 1\text{ V}$	1	4			4			kΩ
			2	10	24		20	24		
			3	250			250			
r _o				20			20			Ω
C _i	3	$V_{OD} \leq 1\text{ V}$	2	2			2			pF
CMRR	4	$V_{IC} = \pm 1\text{ V}$, $f \leq 100\text{ kHz}$	2	60	86		60	86		dB
		$V_{IC} = \pm 1\text{ V}$, $f = 5\text{ MHz}$	2	70			70			
k _{SVR}	1	$\Delta V_{CC\pm} = \pm 0.5\text{ V}$	2	50	70		50	70		dB
V _n	5	BW = 1 kHz to 10 MHz	Any	12			12			μV

† The gain option is selected as follows:

Gain Option 1 . . . Gain-adjust pin 1A is connected to pin 1B, and pins 2A and 2B are open.

Gain Option 2 . . . Gain-adjust pin 1A and pin 1B are open, pin 2A is connected to pin 2B.

Gain Option 3 . . . All four gain-adjust pins are open.

μA733C, μA733M DIFFERENTIAL VIDEO AMPLIFIERS

SLFS027A – NOVEMBER 1970 – REVISED MARCH 1993

electrical characteristics, $V_{CC\pm} = \pm 6\text{ V}$, $T_A = 25^\circ\text{C}$ (continued)

PARAMETER	FIGURE	TEST CONDITIONS	GAIN OPTION†	μA733C			μA733M			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{pd} Propagation delay time	2	$R_S = 50\ \Omega$, Output voltage step = 1 V	1	7.5			7.5			ns
			2	6.0 10			6.0 10			
			3	3.6			3.6			
t_r Rise time	2	$R_S = 50\ \Omega$, Output voltage step = 1 V	1	10.5			10.5			ns
			2	4.5 12			4.5 10			
			3	2.5			2.5			
$I_{sink(max)}$ Maximum output sink current			Any	2.5	3.6	2.5	3.6	mA		
I_{CC} Supply current		No load, No signal	Any	16	24	16	24	mA		

† The gain option is selected as follows:

Gain Option 1 . . . Gain-adjust pin 1A is connected to pin 1B, and pins 2A and 2B are open.

Gain Option 2 . . . Gain-adjust pin 1A and pin 1B are open, pin 2A is connected to pin 2B.

Gain Option 3 . . . All four gain-adjust pins are open.

electrical characteristics, $V_{CC\pm} = \pm 6\text{ V}$, $T_A = 0^\circ\text{C}$ to 70°C for μA733C, -55°C to 125°C for μA733M

PARAMETER	FIGURE	TEST CONDITIONS	GAIN OPTION†	μA733C		μA733M		UNIT
				MIN	MAX	MIN	MAX	
A_{VD} Large-signal differential voltage amplification	1	$V_{OD} = 1\text{ V}$	1	250	600	200	600	V/V
			2	80	120	80	120	
			3	8	12	8	12	
I_{IO} Input offset current			Any	6		5		μA
I_{IB} Input bias current			Any	40		40		μA
V_{ICR} Common-mode input voltage range	1		Any	± 1		± 1		V
V_{OO} Output offset voltage	1		1	1.5		1.5		V
			2 & 3	1.5		1.2		
V_{OPP} Maximum peak-to-peak output voltage swing	1		Any	2.8		2.5		V
r_i Input resistance	3	$V_{OD} \leq 1\text{ V}$	2	8		8		kΩ
CMRR Common-mode rejection ratio	4	$V_{IC} = +1\text{ V}$, $f \leq 100\text{ kHz}$	2	50		50		dB
kSVR Supply voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	1	$\Delta V_{CC\pm} = \pm 0.5\text{ V}$	2	50		50		dB
$I_{sink(max)}$ Maximum output sink current			Any	2.5		2.2		mA
I_{CC} Supply current		No load, No signal	Any	27		27		mA

† The gain option is selected as follows:

Gain Option 1 . . . Gain-adjust pin 1A is connected to pin 1B, and pins 2A and 2B are open.

Gain Option 2 . . . Gain-adjust pin 1A and pin 1B are open, pin 2A is connected to pin 2B.

Gain Option 3 . . . All four gain-adjust pins are open.



PARAMETER MEASUREMENT INFORMATION

test circuits




Figure 1




Figure 2




Figure 3




Figure 4





Figure 5



VOLTAGE AMPLIFICATION ADJUSTMENT

Figure 6

μ A733C, μ A733M
DIFFERENTIAL VIDEO AMPLIFIERS

SLFS027A – NOVEMBER 1970 – REVISED MARCH 1993

TYPICAL CHARACTERISTICS




Figure 7




Figure 8




Figure 9




Figure 10



TYPICAL CHARACTERISTICS

DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
RESISTANCE BETWEEN G1A AND G1B




Figure 11

SINGLE-ENDED VOLTAGE AMPLIFICATION
vs
FREQUENCY




Figure 12

SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE




Figure 13

SUPPLY CURRENT
vs
SUPPLY VOLTAGE




Figure 14

**μ A733C, μ A733M
DIFFERENTIAL VIDEO AMPLIFIERS**

SLFS027A – NOVEMBER 1970 – REVISED MARCH 1993

TYPICAL CHARACTERISTICS

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE**




Figure 15

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE**




Figure 16

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
FREQUENCY**




Figure 17

**INPUT RESISTANCE
vs
FREE-AIR TEMPERATURE**




Figure 18



General Information (Volume A)	1
Audio Power Amplifiers	2
Operational Amplifiers	3
Mechanical Data	4
General Information (Volume B)	5
Operational Amplifiers (Continued)	6
Comparators	7
Special Functions	8
Mechanical Data	9

9 Mechanical Data

ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as shown in the following example.

Example:	TLE	2022	PW	LE
<p>Prefix _____</p> <p>MUST CONTAIN TWO OR THREE LETTERS</p> <p>TL, TLE TI Linear Products TLC TI Linear Silicon-Gate CMOS Products</p> <p>STANDARD SECOND-SOURCE PREFIXES</p> <p>AD Analog Devices LF, LM, or LP National LT Linear Technology MC Motorola NE, SA, or SE Signetics OP PMI RC, RM, or RV Raytheon uA Fairchild/National</p> <p>Unique Circuit Description Including Temperature Range _____</p> <p>MUST CONTAIN TWO OR MORE CHARACTERS (from individual data sheets)</p> <p>Examples: 10 34070 592 1451AC 7757 2217-285</p> <p>Package _____</p> <p>MUST CONTAIN ONE, TWO, OR THREE LETTERS</p> <p>D, DB, DBV, DW, DWP, FK, J, JG, N, NE, P, PW, U, W (from pin-connection diagrams on individual data sheet)</p> <p>Available Taped and Reeled or Left-Ended Taped and Reeled _____</p> <p>R – Available Taped and Reeled LE – Available Only Left-Ended Taped and Reeled</p>				



ORDERING INSTRUCTIONS

Circuits are shipped in one of the carriers below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped via the most practical carrier.

Dual-In-Line (J, JG, N, NE, P)
– A-Channel Antistatic or
Conductive Plastic Tubing

Small Outline (D, DW, DWP)
– Tape and Reel
– Antistatic or Conductive
Plastic Tubing

Shrink Small Outline (DB, DBV)
– Tape and Reel
Thin Shrink Small Outline (PW)
– Tape and Reel

Chip Carriers (FK)
– Antistatic or Conductive
Plastic Tubing


Flat (U, W)
– Milton Ross Carriers



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE


28 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions include mold flash or protrusion.

MECHANICAL DATA

DWP (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. The thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This solderable pad is electrically and thermally connected to the backside of the die and leads 1, 10, 11 and 20.

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004

MECHANICAL DATA

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE PACKAGE


14 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 E. Falls within MIL-STD-1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, and GDIP1-T20

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE PACKAGE



4040107/C 08/96


- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 E. Falls within MIL-STD-1835 GDIP1-T8

MECHANICAL DATA

N (R-PDIP-T)**

PLASTIC DUAL-IN-LINE PACKAGE

16 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001 (20 pin package is shorter than MS-001.)

NE (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

20 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001 (16 pin only)

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN




4040064/E 08/96

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

MECHANICAL DATA

U (S-GDFP-F10)


CERAMIC DUAL FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only.
 - Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

NOTES

TI Worldwide Technical Support

Internet

TI Semiconductor Home Page
<http://www.ti.com/sc>

TI Distributors

<http://www.ti.com/sc/docs/distmenu.htm>

Product Information Center

Americas

+1(972) 644-5580
FAX +1(972) 480-7800
Email SC-Infomaster@ti.com

Europe, Middle East, and Africa

Deutsch +49-8161 80 3311
English +44-1604 66 3399
Français +33-1-30 70 11 64
Italiano +33-1-30 70 11 67
FAX +33-1-30-70 10 32
Email epic@ti.com

Japan

International +81-3-3457-0972
Domestic +0120-81-0026
FAX
International +81-3-3457-1259
Domestic +0120-81-0036
Email pic-japan@ti.com

Korea

+82-21-551-2804
FAX +82-2-551-2828
Email KOR@msg.ti.com

Taiwan

+886-2-3771450
FAX +886-2-3772718
Email twan@msg.ti.com

© 1997 Texas Instruments Incorporated
Printed in the USA



For support in the following countries,
please contact the sales offices listed
below:

Sales Offices

Australia/New Zealand

Melbourne +61-31-9696-1211
FAX +3-9696-1249
Sydney +2-910-3100
FAX +2-878-2489

Hong Kong

+852-2956-7288
FAX +2956-2200

Mainland China

Beijing +86-10-6500-2255
Ext. 3750/3751/3752
FAX +10-6500-2705
Shanghai +86-21-6350-9566
FAX +21-6350-9583

Malaysia

+60-3-208-6001
FAX +3-320-6605

Philippines

+63-2-636-0980
FAX +2-631-7702

Singapore, India, Indonesia, and Thailand

+65-390-7128
FAX +390-7062

Important Notice: Texas Instruments (TI) reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

Please be advised that TI warrants its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. TI assumes no liability for applications assistance, software performance, or third-party product information, or for infringement of patents or services described in this publication. TI assumes no responsibility for customers' applications or product designs.

A032597

